Dynamic Priority Generator for Multiprocessor Arbitration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing arbitration mechanisms in multiprocessor systems fail to dynamically adjust access priorities based on the behavior of processors, leading to inefficiencies and potential delays that can cause process failures, as they either rely on fixed priority settings or do not account for the actual resource needs of the processors.
Innovation Solution
A method and device where a priority generator maintains a counter that adjusts its value based on signals from the arbiter indicating access granted or denied, allowing for dynamic priority adjustments, with the ability to send the new priority value back to the arbiter, enabling finer control and automatic adaptation to the system's traffic.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If fixed priority is assigned to processors, then arbitration decision is simple and fast, but it does not take into account behavior of users and requires manual priority changes
Solution Approach 1:
The patent implements dynamic priority adjustment by maintaining counters for each processor that automatically change based on arbitration outcomes. The counter values are modified upward when access is granted and downward when denied, creating a living priority system that adapts to actual resource usage patterns without manual intervention.
Solution Approach 2:
The system uses feedback from arbitration decisions to automatically adjust priorities. The arbiter's grant/deny signals are fed back to the priority generator, which modifies counter values accordingly. This closed-loop feedback mechanism enables the system to learn from past arbitration outcomes and adapt priorities dynamically.
2Reliability
If round-robin time-slots are assigned to devices, then each processor gets adequate share of resource, but resource is not used during time-slots when assigned device does not need it
Solution Approach 1:
The patent replaces static round-robin time-slot assignment with dynamic priority-based arbitration. The system continuously adjusts priority levels based on actual resource demand and arbitration history, allowing the resource to be dynamically allocated to processors that need it most rather than following a rigid rotating schedule.
Solution Approach 2:
The system changes the arbitration parameter from fixed time-slot assignment to dynamic counter-based priority values. These counter values are continuously modified based on arbitration outcomes, enabling the system to adapt resource allocation parameters in real-time based on actual processor needs and usage patterns.
3Device complexity
If first-in-first-served basis is used for access granting, then arbitration is simple, but relatively unimportant processes may be granted access at the expense of important ones
Solution Approach 1:
The patent enhances the simple FIFO arbitration by adding dynamic counter modifications. When a processor's access request is granted, its counter is incremented; when denied, it is decremented. This dynamic adjustment ensures that processors with persistent unmet needs gradually increase in priority, allowing important processes to eventually displace less important ones while maintaining arbitration simplicity.
Solution Approach 2:
The system enables processors to self-adjust their priority levels through automatic counter modifications based on arbitration outcomes. The priority generator automatically updates counter values without external intervention, allowing the arbitration system to self-regulate and adapt to varying process importance levels over time.
Data Source
Figure 1
Figure 2
Figure 3A
AI summary
A device (400) for generating a priority value of a processor in a multiprocessor apparatus, the device comprising a counter (402), an interface (404) for receiving signals from an arbiter, wherein the signals indicate decision of the arbiter about granting or denying access to a common resource in said multiprocessor apparatus. The counter (402) is adapted to change its value in response to said signal and the changes of the counter go in opposite directions depending on the type of signal received from the arbiter. The device is also adapted to send the modified value of the counter as a new priority value to the arbiter.