Dynamic Read Buffer Allocation for NVM Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional read disturb algorithms for Non-Volatile Memory (NVM) devices lead to excessive write amplification and reduced lifetime due to inefficient management of read buffers, which do not consider access frequency information to cache hot data, resulting in decreased random read performance and increased background activities.

Innovation Solution

The proposed solution involves dynamically managing read buffers based on access frequency information, using a combination of most frequently used and most recently used policies to allocate and release buffers, thereby reducing read disturb events and enhancing throughput and reliability of NVM storage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional read disturb algorithms perform periodic integrity checks on memory pages exceeding read threshold, then data integrity is maintained, but random read performance decreases and write amplification increases

Engineering Contradiction:
Improvedata integrityVSAvoidrandom read performance
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system performs preliminary actions by caching frequently accessed data in read buffers before integrity issues arise. By proactively maintaining hot data in buffers and performing background integrity checks on cold data, the system prevents performance degradation while maintaining reliability, rather than reactively handling errors after they occur.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Read buffers serve as an intermediary layer between the host and NVM device. The buffer manager mediates read operations by serving hot data from buffers, reducing the frequency of direct NVM reads and thereby decreasing read disturb effects and integrity check requirements on the actual storage medium.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If read buffers are not dynamically managed based on access frequency, then buffer allocation is simple, but read disturb effects increase and NVM lifetime decreases

Engineering Contradiction:
Improvebuffer management complexityVSAvoidNVM lifetime
Core Design Contradiction:
Device complexityVSDuration of action of stationary object

Solution Approach 1:

The buffer management system dynamically adapts to changing access patterns by continuously tracking access frequencies and adjusting buffer allocations accordingly. The system transitions from static buffer management to dynamic management where buffers are allocated and released based on real-time access frequency information, optimizing NVM protection without excessive complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system implements feedback mechanisms by monitoring access frequency of data and using this information to adjust buffer allocation decisions. The buffer manager receives feedback from access patterns and modifies buffer management strategies accordingly, creating a closed-loop system that protects NVM while adapting to workload characteristics.

Inventive Principle:
Principle #23Feedback

3Ease of operation

If access frequency information is not utilized for buffer allocation, then allocation process is straightforward, but throughput decreases and latency increases

Engineering Contradiction:
Improvebuffer allocation processVSAvoidread throughput
Core Design Contradiction:
Ease of operationVSProductivity

Solution Approach 1:

The buffer management system serves itself by automatically tracking access frequencies and making allocation decisions without requiring complex external control. The system uses inherent access pattern information to self-optimize buffer allocations, improving throughput while maintaining operational simplicity through automated decision-making.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The system changes the allocation parameter from simple FIFO or LRU ordering to access-frequency-based prioritization. By modifying the allocation criterion to consider access frequency, the system achieves better throughput and latency performance while the underlying allocation mechanism remains conceptually simple and easy to implement.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11797452B2Dynamic buffer caching of storage devices
Publication Date: 2023.10.24 KIOXIA CORP
  • US11797452B2 patent drawing
  • US11797452B2 patent drawing
  • US11797452B2 patent drawing

AI summary

Various implementations described herein relate to systems and methods for dynamically managing buffers of a storage device, including receiving, by a controller of the storage device from a host, information indicative of a frequency by which data stored in the storage device is accessed, and in response to receiving the information determining, by the controller, the order by which read buffers of the storage device are allocated for a next read command. The NAND read count of virtual Word-Lines (WLs) are also used to cache more frequently accessed WLs, thus proactively reducing read disturb and consequently increasing NAND reliability and NAND life.