Dynamic Read-Level Thresholds in Memory Sub-Systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory sub-systems face performance degradation due to static write-to-read delay time thresholds that are not adaptable to changing operating characteristics, leading to increased read errors and retries as threshold voltage distributions drift over time.
Innovation Solution
Implementing adjustable write-to-read delay time thresholds based on real-time operating characteristics such as cycle count, temperature, and layer/area properties within the memory device, allowing for dynamic adjustment of read voltage levels to maintain accurate data retrieval.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If static write-to-read delay time thresholds are used, then device complexity is reduced, but reliability deteriorates due to increased read errors and retries as threshold voltage distributions drift over time
Solution Approach 1:
The patent implements dynamic write-to-read delay time thresholds that automatically adjust based on detected operating characteristics such as temperature, cycle count, and voltage distribution drift. This transforms the static threshold system into a dynamic one that adapts to changing conditions, thereby maintaining read accuracy without requiring overly complex manual adjustment mechanisms
Solution Approach 2:
The system incorporates feedback mechanisms that monitor operating characteristics and threshold voltage distributions over time, then use this information to adjust the write-to-read delay thresholds. This closed-loop feedback enables the system to self-correct for drift and maintain reliability without proportionally increasing device complexity
2Reliability
If adjustable write-to-read delay time thresholds based on real-time operating characteristics are implemented, then reliability is improved, but device complexity increases
Solution Approach 1:
The patent changes the parameter being controlled from fixed delay thresholds to variable thresholds that depend on operating characteristics such as temperature, cycle count, and voltage distribution. By making the threshold parameter adaptive rather than fixed, the system maintains data retrieval accuracy across varying conditions without requiring fundamentally complex adjustment hardware
Solution Approach 2:
The system performs preliminary characterization of operating characteristics and their impact on threshold voltage distributions during manufacturing or initial operation. This preliminary data is then used to pre-configured adjustment rules that simplify real-time threshold adjustment, reducing the complexity of the dynamic adjustment mechanism while maintaining reliability
3Productivity
If static delay thresholds are used, then ease of operation is maintained, but productivity deteriorates due to increased read retries
Solution Approach 1:
The system implements self-service capabilities where the memory device automatically monitors its own operating characteristics and adjusts its write-to-read delay thresholds without external intervention. This self-adjusting behavior eliminates the need for manual threshold configuration while preventing read errors, thereby improving productivity without sacrificing ease of operation
Data Source
AI summary
A current operating characteristic value of a unit of the memory device is identified. An operating characteristic threshold value is identified from a set of operating characteristic thresholds, where the current operating characteristic value satisfies an operating characteristic threshold criterion that is based on the operating characteristic threshold value. A set of write-to-read (W2R) delay time thresholds that corresponds to the operating characteristic threshold value is identified from a plurality of sets of W2R delay time thresholds. Each of the W2R delay time thresholds in the set is associated with a corresponding read voltage level. A W2R delay time threshold associated with a W2R delay time threshold criterion is identified from the set of W2R delay time thresholds, where the W2R threshold criterion is satisfied by a current W2R delay time of the memory sub-system. A read voltage level associated with the identified W2R delay time threshold is identified.