Dynamic Refresh Rate Control for DRAM Data Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Dynamic Random Access Memory (DRAM) memory cells experience deterioration in stored logic states over time due to charge leakage, leading to data integrity issues, especially under harsh conditions such as high temperatures and varying voltage conditions, necessitating effective refresh rate control to maintain reliability, particularly in critical applications like automotive systems.
Innovation Solution
The memory device detects events affecting data integrity and adjusts the refresh rate by increasing the quantity of rows refreshed or decreasing the periodicity of refresh operations, allowing for dynamic adaptation to maintain data integrity, such as doubling the rows refreshed in response to a single refresh command or decreasing the periodicity of refresh operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the refresh rate is increased to maintain data integrity under harsh conditions, then reliability is improved, but power consumption increases
Solution Approach 1:
The patent implements dynamic refresh rate adjustment where the memory device transitions from a first refresh mode under normal conditions to a second refresh mode under harsh conditions. The refresh rate is increased dynamically based on detected environmental factors (temperature, voltage) rather than maintaining a constant high refresh rate, thus improving reliability only when necessary while conserving power during normal operation.
Solution Approach 2:
The patent changes the refresh rate parameter in response to detected harsh conditions. When temperature exceeds a threshold or voltage drops below a threshold, the system increases the refresh rate by transitioning to a second refresh mode with higher refresh frequency, thereby maintaining data integrity under stress while avoiding unnecessary power consumption during stable operation.
2Reliability
If the refresh rate is increased to maintain data integrity, then reliability is improved, but the device complexity increases
Solution Approach 1:
The memory device autonomously monitors its own operating conditions (temperature and voltage) and automatically transitions between refresh modes without requiring external control logic. This self-service approach simplifies the overall system complexity by embedding the monitoring and control functions directly within the memory device rather than requiring complex external control mechanisms.
Solution Approach 2:
The patent implements a feedback mechanism where the memory device continuously monitors environmental conditions (temperature and voltage) and adjusts the refresh rate accordingly. When harsh conditions are detected, the system transitions to a second refresh mode with increased refresh rate, creating a closed-loop control system that maintains reliability while avoiding unnecessary complexity through condition-based activation.
3Reliability
If the quantity of rows refreshed per command is increased, then data integrity is improved, but the productivity of memory operations decreases
Solution Approach 1:
The patent dynamically adjusts the number of rows refreshed per command based on operating conditions. Under harsh conditions, the system increases the quantity of rows refreshed in response to each refresh command to ensure complete coverage and maintain data integrity. Under normal conditions, the system operates with a lower refresh quantity, thereby maintaining higher memory operation throughput and productivity.
Data Source
AI summary
Methods, systems, and devices for refresh rate control for a memory device are described. For example, a memory array of a memory device may be refreshed according to a first set of refresh parameters, such as a refresh rate. The memory device may detect an event at the memory device associated with a reduction in data integrity. In some cases, the event may be associated with a temperature of the memory device, a voltage level detected at the memory device, an error event at the memory device, or the like. As a result of detecting the event, the memory device may adapt one or more of the set of refresh parameters, such as increasing the refresh rate for the memory array. In some cases, the memory device may adapt the set of refresh parameters by increasing a quantity of rows of the memory array that are refreshed during a refresh operation, decreasing a periodicity between refresh operations, or both.