Dynamic Signal Allocation for Secure Microprocessor Card Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits, particularly memory cells in chip cards, are vulnerable to fraudulent access due to the static relationship between sense amplifiers and memory cells, allowing attackers to deduce data values by observing electrical potentials and injecting errors into memory addresses.

Innovation Solution

Implementing a method where the allocation rule for processing parallel electrical signals is dynamically modified, such as through pseudo-random permutations, every T processing cycles, ensuring that processing circuits handle signals of different ranks in each cycle, and applying additional permutations to output signals to maintain a predetermined invariant order.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a static allocation rule is used between sense amplifiers and memory cells, then the device complexity is reduced and manufacturing is easier, but security against fraudulent access deteriorates

Engineering Contradiction:
Improveease of manufactureVSAvoidsecurity against fraudulent access
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent applies the dynamics principle by transitioning from a static allocation rule to a dynamic one. The allocation rule is periodically modified according to a modification rule, causing the mapping between sense amplifiers and memory cells to change over time. This dynamic reconfiguration prevents fraudulent access while maintaining manageable device complexity through systematic modification procedures.

Inventive Principle:
Principle #15Dynamics

2Reliability

If the allocation rule is modified frequently to enhance security, then security against fraudulent access is improved, but device complexity increases

Engineering Contradiction:
Improvesecurity against fraudulent accessVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies parameter changes by modifying the allocation rule parameters periodically. Instead of changing the fundamental architecture, the system modifies the mapping parameters between sense amplifiers and memory cells according to a modification rule. This allows security enhancement through parameter variation while avoiding excessive device complexity by maintaining a systematic modification approach.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If memory cells are randomly arranged to prevent pattern recognition, then security is improved, but the ability to maintain deterministic data processing deteriorates

Engineering Contradiction:
ImprovesecurityVSAvoidstability of data processing
Core Design Contradiction:
ReliabilityVSStability of the object's composition

Solution Approach 1:

The patent applies dynamics by making the allocation rule dynamic rather than static. The rule is periodically modified according to a modification rule, creating a dynamic mapping that prevents pattern recognition while maintaining deterministic processing. The systematic modification ensures that data processing remains predictable from the system's perspective while appearing random to attackers.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS7609568B2Method and device for securing an integrated circuit, in particular a microprocessor card
Publication Date: 2009.10.27 STMICROELECTRONICS FRANCE
  • US7609568B2 patent drawing
  • US7609568B2 patent drawing
  • US7609568B2 patent drawing

AI summary

A method processes parallel electrical signals, using parallel processing circuits that process successive cycles of electrical signals according to a rule for allocating electrical signals to the processing circuits. The method comprises, between the processing cycles, a step of modifying the rule for allocating electrical signals to the processing circuits, so that a processing circuit processes electrical signals of different ranks during different processing cycles. The method can be applied particularly to secure a memory during read phases of the memory and of an integrated circuit with a microprocessor using such a memory.