Dynamic Staggering for Nonvolatile Memory Programming Current Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices face challenges in managing current draw during operation, leading to potential exceeding of maximum current capacity, which can result in operational errors and power supply issues.
Innovation Solution
A memory controller dynamically staggers the operation of memory dies by counting clock signals and adjusting the timing of operations to prevent synchronous current-intensive operations, thereby managing current draw within safe limits.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory dies operate synchronously during programming operations, then productivity is improved, but current draw exceeds maximum current capacity
Solution Approach 1:
The patent implements dynamic staggering where the memory controller adjusts the operation timing of memory dies based on real-time current monitoring. During programming operations, dies are dynamically staggered to spread current draw over time, while allowing synchronous operation during read operations or when current headroom exists. This dynamic adaptation resolves the contradiction by making the operation mode flexible rather than fixed.
Solution Approach 2:
The patent employs periodic staggering intervals during programming operations where memory dies are sequentially activated in time-staggered batches. Instead of continuous synchronous operation, the controller introduces periodic delays between die activation groups, allowing current to settle between bursts of programming activity. This periodic action maintains high overall productivity while preventing current exceedance.
2Power
If memory dies are dynamically staggered to reduce current draw, then power management is improved, but productivity decreases
Solution Approach 1:
The patent changes the timing parameters of memory die operations dynamically based on the operational context. During programming, stagger intervals are introduced to manage current, while during read operations or when current capacity allows, synchronous timing is restored. The controller adjusts these timing parameters in real-time, changing from staggered to synchronous mode as conditions permit, thereby minimizing productivity impact while maintaining power management benefits.
Solution Approach 2:
The patent applies partial staggering only to the extent necessary to prevent current exceedance, rather than continuously staggering all operations. The controller monitors current draw and applies staggered timing only when programming operations would otherwise exceed maximum current capacity. This partial application of staggering minimizes the productivity penalty while achieving the power management objective.
3Reliability
If synchronous operation of memory dies is prevented, then reliability is improved, but device complexity increases
Solution Approach 1:
The patent implements a feedback mechanism where the memory controller continuously monitors current draw from memory dies and adjusts operation timing accordingly. The controller receives current status feedback and dynamically modifies the staggering schedule to maintain current within safe limits. This closed-loop feedback system ensures reliability through adaptive current management while keeping the control mechanism relatively simple by using straightforward monitoring and timing adjustment.
Data Source
AI summary
An apparatus includes a controller and a plurality of memory dies operable connected to and controlled by the controller. Each of the memory dies draws a current from a current source during a program operation. The controller being configured to receive a clock signal from each of the memory dies; count the number of clock signal received to determine a count value; and dynamically stagger at least one of the memory dies relative to the other memory dies when the count value reaches a maximum count value within a threshold time. The controller operates to dynamically stagger operation of at least one memory die to prevent the group of memory dies from operating synchronously.