Dynamic Tile Size Matrix Accelerator for Sparse Data

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current neural network processing systems face inefficiencies in optimizing matrix operations due to fixed tile sizes, which can lead to suboptimal performance when dealing with sparse data, particularly in machine learning applications.

Innovation Solution

A matrix accelerator is introduced that dynamically optimizes processing tile size based on the sparsity of the data, allowing for more efficient processing by adjusting the size of the data tiles to match the sparse patterns, thereby improving computational efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If fixed tile sizes are used for matrix operations, then device complexity is reduced and implementation is simpler, but processing efficiency deteriorates when dealing with sparse data

Engineering Contradiction:
Improveprocessing efficiencyVSAvoidtile size management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements dynamic tile size selection where the matrix accelerator automatically adjusts tile dimensions based on the sparsity characteristics of the input data. The system evaluates sparsity metrics and selects from multiple predefined tile size configurations, transforming the static fixed-tile approach into a dynamic adaptive system that optimizes processing efficiency for different data patterns without requiring complex manual configuration

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the parameter of tile size based on data sparsity characteristics. By monitoring the sparsity level of matrix data and adjusting tile dimensions accordingly, the system adapts processing parameters to match data characteristics, improving computational efficiency for both sparse and dense scenarios while maintaining manageable complexity through automated parameter selection

Inventive Principle:
Principle #35Parameter changes

2Productivity

If larger tile sizes are used, then processing throughput is improved for dense data, but resource utilization deteriorates for sparse data due to processing unnecessary zero elements

Engineering Contradiction:
Improveprocessing throughputVSAvoidcomputational overhead
Core Design Contradiction:
ProductivityVSLoss of energy

Solution Approach 1:

The patent applies different tile size configurations to different regions or patterns of data based on local sparsity characteristics. By analyzing the distribution and density of non-zero elements, the system selects appropriate tile sizes for specific data regions, ensuring that computational resources are concentrated on meaningful data while avoiding unnecessary processing of sparse regions with large tiles

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system uses smaller tile sizes for sparse data regions to avoid excessive processing of zero elements, while employing larger tiles for dense regions where full utilization is beneficial. This partial application of different tile strategies based on data characteristics optimizes the balance between throughput and resource utilization

Inventive Principle:
Principle #16Partial or excessive action

3Loss of energy

If smaller tile sizes are used, then resource utilization is improved for sparse data, but processing speed deteriorates due to increased overhead from more tile operations

Engineering Contradiction:
Improvecomputational overheadVSAvoidprocessing speed
Core Design Contradiction:
Loss of energyVSSpeed

Solution Approach 1:

The matrix accelerator dynamically selects tile size based on real-time analysis of data sparsity, automatically transitioning between small and large tile configurations. This dynamic adaptation ensures that small tiles are used only when necessary for sparse regions, while large tiles are employed for dense regions to maintain processing speed, optimizing the trade-off between overhead and throughput

Inventive Principle:
Principle #15Dynamics

4Speed

If fixed function logic units are used, then processing speed is improved for specific operations, but adaptability deteriorates when handling different neural network operations

Engineering Contradiction:
Improveprocessing speedVSAvoidoperation type flexibility
Core Design Contradiction:
SpeedVSAdaptability or versatility

Solution Approach 1:

The patent implements matrix accelerators with configurable tile size capabilities that can handle multiple types of neural network operations including matrix multiplication, convolution, and other linear algebra operations. By making the tile size parameter adjustable and operation-type-agnostic, the system achieves multi-functionality where the same hardware infrastructure efficiently handles diverse operations with optimized performance for each

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11443407B2Sparse matrix optimization mechanism
Publication Date: 2022.09.13 INTEL CORP
  • US11443407B2 patent drawing
  • US11443407B2 patent drawing
  • US11443407B2 patent drawing

AI summary

An apparatus to facilitate matrix processing is disclosed. The apparatus comprises a matrix accelerator to receive input matrix data, transform the input matrix data into a plurality of sub-blocks, examine a first block of the sub-blocks to determine whether the first block comprises sparse data, select a first tile size upon a determination that the first block comprises sparse data and generate output matrix data based on the first tile size.