Dynamic Time Domain Randomization for SoC IP Verification
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current pre-silicon simulation techniques for System-on-Chip (SoC) designs with third-party IP blocks are simplistic and inadequate for testing complex loading conditions, leading to functional failures and increased debugging costs due to untested areas in the design.
Innovation Solution
Implementing dynamic time-domain randomization techniques to simulate complex loading conditions by randomizing the timing of requests and responses in IP block interactions, allowing for more comprehensive pre-silicon validation and detection of design issues.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If pre-silicon simulation uses standard interfaces and simple timing, then integration ease is improved, but verification coverage deteriorates due to untested complex loading conditions
Solution Approach 1:
The patent applies dynamics by transforming static, deterministic timing sequences into dynamic, randomized timing sequences. The verification system introduces random variations in request transmission times, response delays, and interconnect timing parameters to simulate real-world complex loading conditions, thereby improving verification coverage while maintaining ease of integration through standardized interfaces
Solution Approach 2:
The patent changes timing parameters from fixed values to randomized ranges. By varying timing parameters such as request intervals, response delays, and handshake durations within specified ranges, the system creates diverse loading scenarios that expose untested areas in the design without requiring modification of the standard interfaces themselves
2Device complexity
If third-party IP blocks are integrated to reduce design complexity, then device complexity is improved, but verification difficulty worsens due to limited knowledge of internal micro-architecture
Solution Approach 1:
The patent introduces an intermediary verification layer that operates at the interface level between the verification environment and third-party IP blocks. This intermediary approach uses randomized timing sequences and observable interface behavior to infer internal micro-architecture characteristics without requiring direct access to proprietary internal designs, thereby maintaining low design complexity while improving verification capability
Solution Approach 2:
The patent implements feedback mechanisms where the verification system monitors interface handshake behavior and timing responses from IP blocks under randomized loading conditions. This feedback loop allows detection of anomalies and untested areas by analyzing how the IP block responds to varied timing scenarios, enabling verification without internal micro-architecture knowledge
3Productivity
If simple timing sequences are used in simulation, then simulation speed is improved, but functional failure detection deteriorates due to untested loading conditions
Solution Approach 1:
The patent applies partial action by introducing randomized timing variations only in critical paths and handshake sequences rather than randomizing all simulation parameters. This selective randomization maintains simulation speed by avoiding complete model complexity while sufficiently stressing the design to detect functional failures in untested areas
Data Source
AI summary
The present disclosure describes a memory block manager. In some aspects a request is transmitted to a model of an IP block at a randomized time and a response is received from the model of the IP block useful to characterize behavior of the IP block when fabricated. In other aspects a response to a request is transmitted to a model of an IP block at a randomized time and a communication is received from the model of the IP block useful to characterize behavior of the fabricated IP block when fabricated.