Dynamic Voltage Guardband Adjustment for Multi-Core Processor Power Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In multi-core data processors, the fixed voltage guardband approach leads to excessive power consumption as it maintains higher voltages even during low utilization, causing inefficiency and potential performance issues due to voltage droop during peak activity among cores.

Innovation Solution

A power controller dynamically adjusts the voltage and frequency guardbands based on the number of idle cores, providing a lower power supply voltage and increasing clock frequency to active cores when others are idle, thereby optimizing power usage and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a fixed voltage guardband is used to ensure proper operation under worst case conditions, then reliability is improved, but power consumption increases

Engineering Contradiction:
Improveproper operation under worst case conditionsVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic voltage scaling by adjusting the voltage guardband based on the actual number of active cores rather than using a fixed guardband for all conditions. The power controller monitors core activity and adjusts the voltage accordingly, transitioning from a static to a dynamic system that adapts to changing workload conditions.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the voltage parameter dynamically based on the number of idle cores. When fewer cores are active, the system reduces the voltage guardband, thereby lowering power consumption while maintaining sufficient voltage for the active cores. This parameter adjustment directly addresses the contradiction between reliability and power consumption.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If voltage is increased to maintain guardband margin, then reliability is improved, but performance efficiency deteriorates due to unnecessary power consumption

Engineering Contradiction:
Improveoperation correctnessVSAvoidperformance efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies different voltage levels to different operational scenarios based on the number of active cores. Instead of uniformly applying a high voltage guardband to all cores at all times, the system applies voltage margins locally appropriate to the actual workload, ensuring each active core receives sufficient voltage while idle cores do not consume unnecessary power.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The system dynamically adjusts voltage based on real-time monitoring of core activity, transitioning from a static high-voltage approach to a dynamic voltage scaling approach that matches power delivery to actual computational needs, thereby improving performance efficiency.

Inventive Principle:
Principle #15Dynamics

3Device complexity

If a fixed guardband is used for all cores, then simplicity of control is maintained, but adaptability to varying workload conditions deteriorates

Engineering Contradiction:
Improvecontrol mechanismVSAvoidresponse to varying workload
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The patent implements a feedback mechanism where the power controller monitors the number of idle cores and uses this information to adjust the voltage guardband. This closed-loop control system provides adaptability to varying workload conditions while maintaining relatively simple control logic through the use of a lookup table or straightforward calculation based on core count.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS9223383B2Guardband reduction for multi-core data processor
Publication Date: 2015.12.29 ADVANCED MICRO DEVICES INC
  • US9223383B2 patent drawing
  • US9223383B2 patent drawing
  • US9223383B2 patent drawing

AI summary

A multi-core data processor includes multiple data processor cores and a power controller. Each data processor core has a first input for receiving a clock signal, a second input for receiving a power supply voltage, and an output for providing an idle signal. The power controller is coupled to each of the data processor cores for providing the clock signal and the power supply voltage to each of the data processor cores. The power controller provides at least one of the clock signal and the power supply voltage to an active one of the data processor cores in dependence on a number of idle signals received from the data processor cores.