Dynamic Voltage Adjustment for Semiconductor Aging

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices, such as System-on-Chip (SoC) devices, face increasing threshold voltage over time, requiring higher operating voltages for stable operation, leading to power inefficiencies, especially in portable electronics where power management is critical.

Innovation Solution

A semiconductor device and system that include a monitoring circuit, processing circuit, and voltage circuit to dynamically adjust the operating voltage based on the duration of use and statistical models, ensuring a suitable voltage margin is maintained by comparing normalized values to predetermined thresholds, thereby extending the operating life and conserving power.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the PMIC provides a higher supply voltage to the SoC to secure voltage margin, then the reliability is improved, but the power consumption increases

Engineering Contradiction:
Improvevoltage marginVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic voltage adjustment by switching between first and second operating voltages based on monitored duration of use. The voltage is not fixed but adapts over time, transitioning from a higher initial voltage to a lower sustained voltage, thereby resolving the contradiction between maintaining reliability and reducing power consumption.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The SoC autonomously monitors its own duration of use and controls the PMIC to adjust its supply voltage without external intervention. The device self-regulates its operating voltage based on internal timing circuits and control logic, eliminating the need for external voltage adjustment mechanisms.

Inventive Principle:
Principle #25Self-service

2Stability of the object's composition

If the operating voltage is increased to account for transistor characteristic changes, then the stability is improved, but the loss of energy increases

Engineering Contradiction:
Improveoperational stabilityVSAvoidenergy loss
Core Design Contradiction:
Stability of the object's compositionVSLoss of energy

Solution Approach 1:

The patent applies a higher first operating voltage during the initial period of device operation to account for transistor characteristic changes that occur with age. This preliminary high-voltage operation ensures stability during the critical early phase, after which the voltage is reduced to minimize energy loss during the remaining operational life.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The operating voltage is divided into distinct time periods: an initial period with a higher voltage to establish stability margin, followed by a subsequent period with a lower voltage. This periodic voltage adjustment pattern allows the system to maintain stability when needed while reducing energy loss during extended operation.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS10915257B2Semiconductor device and semiconductor system
Publication Date: 2021.02.09 SAMSUNG ELECTRONICS CO LTD
  • US10915257B2 patent drawing
  • US10915257B2 patent drawing
  • US10915257B2 patent drawing

AI summary

A semiconductor device and a semiconductor system are provided. A semiconductor device includes a monitoring circuit receiving a first operating voltage and a second operating voltage, which is different from the first operating voltage, from a Power Management Integrated Circuit (PMIC) and monitoring a duration of use of a System-on-Chip (SoC) at each of the first and second operating voltages; a processing circuit calculating a normalized value based on predetermined weight information from the duration of use of the SoC at each of the first and second operating voltages; and a voltage circuit determining whether to increase an operating voltage of the SoC by comparing the normalized value with a predetermined value.