Dynamic Write-to-Read Delay Adjustment in Memory Sub-systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory sub-systems employ a static, non-adjustable write-to-read delay time, which leads to inefficient performance across different lifecycle stages of a memory device, as it is set based on a worst-case scenario at the end-of-life stage, causing system performance degradation during beginning-of-life and middle-of-life stages without adequately addressing threshold voltage drift and bit error rate concerns.
Innovation Solution
The memory sub-system dynamically adjusts the write-to-read delay time based on operating characteristics such as temperature and lifecycle stage, optimizing the read voltage level to minimize bit error rates and improve performance by implementing shorter delays during beginning-of-life and middle-of-life stages while maintaining desired reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a static write-to-read delay time is used to ensure reliability at end-of-life stage, then bit error rate is controlled, but system performance degrades during beginning-of-life and middle-of-life stages
Solution Approach 1:
The patent applies dynamics by transitioning from a static write-to-read delay time to a dynamic, adjustable delay time that changes based on the memory device's lifecycle stage. The controller monitors operating characteristics (cycle count, temperature) and adjusts the delay time accordingly: using shorter delays during beginning-of-life and middle-of-life stages to improve performance, and longer delays at end-of-life stage to maintain reliability.
Solution Approach 2:
The patent implements parameter changes by modifying the write-to-read delay time parameter based on operating conditions. The controller changes this temporal parameter in response to lifecycle stage and temperature variations, optimizing the balance between reliability and performance at different stages of the memory device's operational life.
2Reliability
If a longer write-to-read delay time is used to counteract threshold voltage drift, then reliability is improved, but system efficiency decreases
Solution Approach 1:
The patent makes the write-to-read delay time dynamic rather than fixed, allowing the system to apply longer delays only when necessary (at end-of-life stage or high temperature) to counteract threshold voltage drift, while using shorter delays during beginning-of-life and middle-of-life stages when drift is minimal, thus reducing unnecessary time loss.
Solution Approach 2:
The patent applies partial action by using the full write-to-read delay time only when required for reliability (end-of-life stage), rather than continuously applying the maximum delay. During beginning-of-life and middle-of-life stages, a reduced delay time is sufficient, avoiding excessive time loss while maintaining adequate reliability.
3Reliability
If a static write-to-read delay is configured for worst-case scenario, then end-of-life reliability is maintained, but beginning-of-life and middle-of-life performance is suboptimal
Solution Approach 1:
The patent transforms the static delay configuration into a dynamic system that adapts to the memory device's operational state. The controller adjusts the write-to-read delay time based on monitored operating characteristics, ensuring end-of-life reliability when needed while optimizing performance during beginning-of-life and middle-of-life stages when the device operates more efficiently.
Solution Approach 2:
The patent changes the delay time parameter based on lifecycle stage and temperature conditions. By monitoring operating characteristics and adjusting the delay parameter dynamically, the system maintains end-of-life reliability while improving performance efficiency during earlier operational stages where the memory device requires less compensation for threshold voltage drift.
Data Source
AI summary
A current cycle count associated with a memory sub-system is determined. The current cycle count is compared to a set of cycle count threshold levels to determine a current lifecycle stage of the memory sub-system. A temperature associated with the memory sub-system is measured. The temperature is compared to a set of temperature levels to determine a current temperature level of the memory sub-system. A write-to-read delay time corresponding to the current lifecycle stage and the current temperature level is determined.