ECC Accelerator Microcode Control Logic
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing elliptic curve cryptography (ECC) accelerators are inflexible due to cumbersome state machine control and inefficient hardware resource utilization, leading to limited functionality and resource wastage.
Innovation Solution
The proposed accelerator includes a calculating unit with a general operation logic that performs different operation types in response to various inputs, an acquiring unit for obtaining target microcode instructions, a parsing unit for parsing these instructions, and a controlling unit that enables the calculating unit to execute the target operations based on the parsed results.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If strict state machine control is used to implement specific calculation processes, then the accelerator can achieve specific functions with high reliability, but the device complexity increases and flexibility decreases
Solution Approach 1:
The patent implements a universal state machine that can execute multiple types of calculations (modular addition, modular multiplication, modular subtraction) through a single unified control structure. The state machine takes microcode instructions as input and dynamically adjusts its behavior to perform different operations, eliminating the need for separate dedicated state machines for each operation type. This reduces control complexity while maintaining reliable function implementation.
2Reliability
If different calculating units are called through different instructions for different operations, then each operation can be implemented with dedicated logic, but hardware resource waste increases
Solution Approach 1:
The patent creates a single calculating unit that can perform multiple operations (modular addition, modular multiplication, modular subtraction) by receiving different microcode instructions. Instead of having separate dedicated calculating units for each operation, the unified calculating unit dynamically adapts its computation based on the microcode instruction type, achieving operation-specific functionality without requiring separate hardware resources for each operation.
Solution Approach 2:
The patent merges multiple operation-specific calculating units into a single unified calculating unit that handles all operation types. By combining the functionality of separate dedicated units into one multi-functional unit, the patent reduces hardware resource consumption while maintaining the ability to implement each operation accurately through appropriate microcode instructions.
3Productivity
If multiple dedicated calculating units are used for different operations, then each operation can be optimized for its specific function, but the device complexity and hardware resource requirements increase
Solution Approach 1:
The patent implements a single calculating unit that can efficiently execute multiple operation types (modular addition, modular multiplication, modular subtraction) by receiving and executing different microcode instructions. This universal design eliminates the need for multiple dedicated calculating units, reducing device complexity and hardware resource requirements while maintaining optimized operation execution through instruction-specific processing logic within the unified unit.
Data Source
AI summary
Provided are an accelerator, an acceleration method, and an electronic device. The accelerator includes: a calculating unit including a general operation logic performing an operation of different operation types in response to different inputs; an acquiring unit, configured to acquire a target microcode instruction generated according to a target type operation to be implemented; the target microcode instruction is used to indicate target input data required to enable the general operation logic to implement the target type operation; a parsing unit, configured to parse the target microcode instruction to obtain a parsing result corresponding to the target input data; and a controlling unit, configured to, in response to the parsing result, control the calculating unit to enable the calculating unit to acquire the target input data and run the general operation logic based on the target input data so as to complete the target type operation.