Edge-Based prDFE Tap Adaptation for ISI-Limited Data Reception
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional digital systems face limitations in data transmission due to inter-symbol interference (ISI) caused by frequency-dependent attenuation and impedance discontinuities, which complicates signal recognition and increases error rates, especially in high-performance systems.
Innovation Solution
The implementation of an edge-based partial response decision feedback equalizer (prDFE) circuit that adjusts and samples data signals using tap weights derived from edge analysis, effectively counteracting ISI by combining signals with +αedge and −αedge coefficients to improve signal detection accuracy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional digital transmission is used without equalization, then the system is simpler, but inter-symbol interference (ISI) increases causing higher error rates
Solution Approach 1:
The equalization function is segmented into two independent parts: feedforward equalization (FFE) that processes current and future symbols, and decision feedback equalization (DFE) that uses previously detected symbols. This segmentation allows each component to be optimized separately and reduces the overall complexity compared to a single complex equalizer
Solution Approach 2:
The decision feedback mechanism performs preliminary equalization by using previously detected symbols to predict and subtract their interference from the current signal before the final decision is made. This preliminary action removes a significant portion of ISI, improving reliability while keeping the circuit simpler
2Measurement precision
If equalization components are added to compensate for ISI, then data accuracy improves, but circuit design complexity increases
Solution Approach 1:
The decision feedback equalizer uses a feedback path where previously detected symbols are fed back through tap weights to generate an estimate of their interference on the current signal. This feedback is subtracted from the received signal to cancel ISI, significantly improving signal detection accuracy while using a relatively simple circuit structure
Solution Approach 2:
The patent introduces an intermediary signal path that separates the direct received signal from the feedback signal. The FFE section processes the received signal while the DFE section processes the feedback from previously detected symbols. These two intermediary paths are combined to produce the final equalized signal, improving accuracy without requiring a single complex processing path
3Productivity
If high data rate transmission is implemented, then productivity increases, but inter-symbol interference (ISI) becomes more significant
Solution Approach 1:
The equalizer uses adaptive tap weights that can be dynamically adjusted based on channel conditions. The feedforward and feedback tap weights are continuously optimized to match the current channel characteristics, allowing the system to maintain high data rate transmission while effectively compensating for ISI that becomes more significant at higher speeds
Solution Approach 2:
The decision feedback equalizer continuously processes incoming symbols, using each detected symbol immediately for feedback equalization of subsequent symbols. This continuous useful action ensures that ISI is constantly being compensated for in real-time during high-speed transmission, maintaining signal recognition reliability throughout the data stream
Data Source
AI summary
A device implements data reception with edge-based partial response decision feedback equalization. In an example embodiment, the device implements a tap weight adapter circuit that sets the tap weights that are used for adjustment of a received data signal. The tap weight adapter circuit sets the tap weights based on previously determined data values and input from an edge analysis of the received data signal using a set of edge samplers. The edge analysis may include adjusting the sampled data signal by the tap weights determined by the tap weight adapter circuit. A clock generation circuit generates an edge clock signal to control the edge sampling performed by the set of edge samplers. The edge clock signal may be generated as a function of the signals of the edge samplers and prior data values determined by the equalizer.