Edgeless Memory Cluster Layout Using Shared Edge Drivers

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory cluster architectures have gaps between neighboring clusters, which waste valuable space and prevent them from being positioned closer together, leading to increased stress on electrodes and larger die sizes due to uneven electrode density.

Innovation Solution

The implementation of edgeless memory clusters, where inactive clusters provide array termination functions for active clusters, allowing tiles on the edges to operate for both clusters using multiplexers and shared drivers, eliminating the need for array termination tiles and gaps between clusters.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If gaps are maintained between neighboring memory clusters, then array termination functions can be provided, but die size increases and valuable space is wasted

Engineering Contradiction:
Improvearray termination functionVSAvoiddie size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the array termination function into the edge tiles of active memory clusters by allowing these tiles to be shared with neighboring inactive clusters. This eliminates the need for separate gap regions, as the same physical tiles serve dual purposes: as active memory tiles when needed and as array termination tiles when inactive, thereby reducing die size while maintaining reliability

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

Edge tiles are designed with multi-functionality to serve as both active memory tiles and array termination tiles depending on the operational state of neighboring clusters. When a cluster is inactive, its edge tiles provide termination functions for adjacent active clusters, eliminating the need for dedicated termination regions and optimizing space utilization

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Area of stationary object

If gaps between clusters are reduced, then die size decreases, but stress on electrodes increases due to uneven electrode density

Engineering Contradiction:
Improvedie sizeVSAvoidstress on electrodes
Core Design Contradiction:
Area of stationary objectVSStress or pressure

Solution Approach 1:

The patent applies local quality by making electrode density uniform across the entire memory array, including regions that would traditionally be gaps. By eliminating gaps and using shared edge tiles, the electrode distribution becomes consistent throughout, preventing localized stress concentrations and enabling clusters to be positioned closer together without increasing electrode stress

Inventive Principle:
Principle #3Local quality

3Area of stationary object

If array termination tiles are removed, then valuable space is freed for memory cells, but functionality for electrodes extending beyond cluster footprint is lost

Engineering Contradiction:
Improvespace for memory cellsVSAvoidelectrode connection function
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

Edge tiles are designed with multi-functionality to serve as both active memory tiles and array termination tiles depending on the operational state of neighboring clusters. When a cluster is inactive, its edge tiles provide termination functions for adjacent active clusters, eliminating the need for dedicated termination regions and optimizing space utilization

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system dynamically switches the role of edge tiles between active memory and array termination functions based on the operational state of neighboring clusters. This dynamic reconfiguration allows the same physical tiles to adapt their functionality, ensuring that electrode connection requirements are met while maximizing the use of available space for memory cells

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11482266B1Edgeless memory clusters
Publication Date: 2022.10.25 MICRON TECHNOLOGY INC
  • US11482266B1 patent drawing
  • US11482266B1 patent drawing
  • US11482266B1 patent drawing

AI summary

Methods, systems, and devices for edgeless memory clusters are described. Systems, devices, and techniques are described for eliminating gaps between clusters by creating groups (e.g., domains) of clusters that are active at a given time, and using drivers within inactive clusters to perform array termination functions for abutting active clusters. Tiles on the edges of a cluster may have drivers that operate both for the cluster, and for a neighboring cluster, with circuits (e.g., a multiplexers) on the drivers to enable operations for both clusters.