eFuse Timing Controller for Trim-Aware LDO Voltage Setting

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor integrated circuits face variations in electrical characteristics due to manufacturing process differences, necessitating fusing or trimming to adjust voltage levels, which is time-consuming and costly, and requires accurate management of trimming status to avoid errors.

Innovation Solution

A timing controller with an efuse block that determines a final setting value based on whether fusing or trimming is performed, allowing for optimal adjustment of LDO output voltage levels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If fusing or trimming is performed to adjust voltage levels, then manufacturing precision of electrical characteristics is improved, but productivity is reduced due to additional processing time

Engineering Contradiction:
Improveelectrical characteristic precisionVSAvoidwafer processing throughput
Core Design Contradiction:
Manufacturing precisionVSProductivity

Solution Approach 1:

The patent performs fusing or trimming operations in the wafer state before packaging, allowing bulk processing of multiple devices simultaneously. This preliminary action enables voltage level adjustment to be completed during wafer fabrication rather than after individual device packaging, significantly improving productivity while maintaining manufacturing precision

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system includes a notification mechanism that automatically informs customers or quality control teams about the trimming status of packaged chips. This self-service approach eliminates manual tracking and reduces the risk of management errors, allowing the system to automatically manage trimming information without additional processing steps

Inventive Principle:
Principle #25Self-service

2Reliability

If trimming information is managed separately to notify customers, then reliability of information transmission is improved, but device complexity increases due to separate management systems

Engineering Contradiction:
Improveinformation accuracyVSAvoidinformation management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent integrates the trimming status notification function into the existing packaging and shipping process. The trimming information is incorporated into the standard product documentation or labeling that accompanies each chip, eliminating the need for separate management systems while maintaining reliable information transmission

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The system implements an automatic notification mechanism that provides feedback to customers or quality control teams about the trimming status of packaged chips. This feedback loop ensures accurate information transmission without requiring complex manual tracking systems, as the trimming status is automatically communicated through the existing supply chain communication channels

Inventive Principle:
Principle #23Feedback

Data Source

PatentEP4632745A1Timing controller comprising efuse block, and setting value selection method
Publication Date: 2025.10.15 LX SEMICON CO LTD
  • EP4632745A1 patent drawingFigure 1
  • EP4632745A1 patent drawingFigure 2
  • EP4632745A1 patent drawingFigure 3

AI summary

The present invention proposes a timing controller comprising an eFuse block for generating a final setting value determined according to whether fusing or trimming is performed, and a method for selecting the final setting value. The timing controller comprising the eFuse block comprises: an analog signal transmission and reception unit which comprises a low dropout regulator, and receives a final setting value to adjust an operating condition of a function block installed therein; and an efuse block which selects the final setting value corresponding to a voltage level of an LDO output terminal, the final setting value being determined according to whether a fusing or trimming process for adjusting the voltage level of the LDO output terminal is performed.