Electronic Device Memory Recovery Method

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing electronic apparatuses face challenges in adaptively performing memory recovery while minimizing CPU overload, which can lead to delays in operation due to the multitasking nature of these devices.

Innovation Solution

The electronic apparatus employs a processor that selectively executes either a fast memory recovery operation based on the Low Memory Killer (LMK) type or a slower operation based on the Kernel Swap Daemon (KSD) type, depending on the current operating load and available memory capacity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory recovery operation is performed using conventional methods (KSD or LMK), then memory available capacity is increased, but CPU overload occurs causing operational delays

Engineering Contradiction:
Improvememory available capacityVSAvoidoperational delay
Core Design Contradiction:
Quantity of substanceVSLoss of time

Solution Approach 1:

The patent implements dynamic selection between two memory recovery methods (first method with faster recovery rate and second method with slower recovery rate) based on real-time system state assessment. The processor evaluates multiple factors including memory usage level, CPU load, and number of running processes to adaptively choose the most appropriate recovery method, thereby resolving the contradiction between recovery speed and system stability.

Inventive Principle:
Principle #15Dynamics

2Productivity

If fast memory recovery operation is executed, then memory recovery rate is increased, but CPU overload increases causing system instability

Engineering Contradiction:
Improvememory recovery rateVSAvoidsystem stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent changes the operational parameters of memory recovery by implementing two distinct methods with different recovery rates. The first method uses a faster recovery rate suitable when system resources are abundant, while the second method uses a slower recovery rate when system resources are constrained. The processor dynamically adjusts which method to execute based on real-time parameter assessment, thus maintaining both high productivity and system reliability.

Inventive Principle:
Principle #35Parameter changes

3Quantity of substance

If memory recovery is performed when CPU is used by another process, then memory management is maintained, but CPU overload occurs

Engineering Contradiction:
Improvememory managementVSAvoidCPU load
Core Design Contradiction:
Quantity of substanceVSUse of energy by moving object

Solution Approach 1:

The patent implements a feedback mechanism where the processor continuously monitors system state including CPU load, memory usage level, and number of running processes. Based on this feedback, the processor makes intelligent decisions about when and how to perform memory recovery operations. This feedback loop ensures that memory recovery is performed in a manner that maintains effective memory management while avoiding excessive CPU overload that would disrupt other processes.

Inventive Principle:
Principle #23Feedback

Data Source

PatentEP3745263B1Electronic device and method for controlling same
Publication Date: 2025.04.30 SAMSUNG ELECTRONICS CO LTD
  • EP3745263B1 patent drawingFigure 1
  • EP3745263B1 patent drawingFigure 2
  • EP3745263B1 patent drawingFigure 3

AI summary

An electronic apparatus includes a memory; and a processor that executes a process based on data loaded into the memory, checks a current operating load level of the electronic apparatus, and executes any one operation corresponding to the checked current operating load level of the electronic apparatus among a first memory recovery operation of increasing an available capacity of the memory and a second memory recovery operation having a memory recovery rate different from that of the first memory recovery operation.