Electrophoretic Display Common Voltage Distribution Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional electro-phoretic display apparatuses experience image fading due to timing delays in receiving common voltage across pixel unit lines, leading to uneven pixel voltage synchronization.
Innovation Solution
The electro-phoretic display apparatus employs a common voltage generator that directly connects to a center point on a common line segment, using transparent conductive films for common voltage transferring lines, ensuring even distribution of timing delays across all pixel unit lines by maintaining consistent transfer timing delays from the connection point to the first and last common voltage transferring lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If the common voltage VCOM is directly connected to pixel units on the first scan line, then the timing delay for these pixel units is minimized, but pixel units on other scan lines experience increased timing delays due to the longer distance through the transparent conductive film
Solution Approach 1:
The patent segments the common voltage distribution network into multiple connection points, each serving specific scan lines. Instead of a single direct connection, the common voltage is distributed through multiple strategically placed connection points, balancing the timing delays across different scan lines and reducing the overall image fading phenomenon.
2Adaptability or versatility
If the common voltage is distributed through transparent conductive film from a farther distance to pixel units on other scan lines, then all pixel units can receive the common voltage, but timing delays occur between pixel units on different scan lines
Solution Approach 1:
The patent divides the common voltage distribution system into multiple segments or connection points. Each connection point serves specific scan lines, creating a distributed network that reduces the maximum distance any signal must travel through the transparent conductive film, thereby minimizing timing delays while maintaining universal coverage.
Solution Approach 2:
The patent applies local quality by creating different connection configurations for different regions of the display. Pixel units on different scan lines have optimized connection paths tailored to their specific positions, ensuring that each region receives common voltage with minimized local timing delay appropriate to its location.
3Reliability
If pixel units on different scan lines have different timing delays relative to the common voltage, then the common voltage can be provided to all pixel units, but image fading phenomenon occurs due to asynchronous pixel voltages
Solution Approach 1:
The patent segments the common voltage distribution into multiple synchronized connection points. Each segment is designed to deliver the common voltage to its associated scan lines with matched timing, ensuring that all pixel units across the display achieve voltage synchronization simultaneously, thereby eliminating the image fading caused by asynchronous operation.
Solution Approach 2:
The patent creates equipotential conditions across different scan lines by designing the common voltage distribution network so that all connection points reach the same voltage level at the same time. This synchronized equipotential state ensures that pixel units on all scan lines operate in unison, preventing the image fading phenomenon.
Data Source
AI summary
An electro-phoretic display apparatus is disclosed. The electro-phoretic display apparatus mentioned above includes a plurality of pixel unit lines, a plurality of common voltage transferring lines, and a common voltage generator. The common voltage transferring lines extend and connect to a common line segment directly along a layout direction. The common voltage generator generates a common voltage and provides the common voltage for directly electrically connecting to a connection point on the common line segment. Moreover, the transfer timing delays of transferring the common voltage from the connection point to the first common voltage transferring line and the last common voltage transferring line are the same.