Embedded Controller Forensic Data Capture During Processor Freeze

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing information handling systems lack the ability to effectively detect and recover from processor freezes without losing critical forensic data, as they rely on reset buttons that are not communicated to the embedded controller, and cannot collect hardware status registers during a freeze due to power off events.

Innovation Solution

An information handling system with an embedded controller that detects processor freezes using trigger events, collects forensic data before status registers are cleared, and performs a CPU reset to store and analyze this data, allowing for processor freeze recovery during the next boot operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the system uses a reset button to recover from processor freeze, then the processor can be reset, but the embedded controller cannot detect the freeze event and cannot collect forensic data

Engineering Contradiction:
Improveprocessor freeze recoveryVSAvoidforensic data
Core Design Contradiction:
ReliabilityVSLoss of information

Solution Approach 1:

The embedded controller continuously monitors the processor status and sends ping commands before a freeze occurs. When a freeze is detected, the controller immediately initiates forensic data collection and sets recovery flags before the reset button is pressed, ensuring data is captured prior to status register clearance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The embedded controller sends periodic ping commands to the processor and monitors responses to detect freeze conditions. This feedback mechanism allows the controller to identify when the processor has frozen and trigger appropriate recovery procedures automatically.

Inventive Principle:
Principle #23Feedback

2Ease of operation

If the system performs a power off event to reset the processor, then the processor can be reset, but hardware status registers are cleared and forensic data is lost

Engineering Contradiction:
Improveprocessor resetVSAvoidhardware status registers
Core Design Contradiction:
Ease of operationVSLoss of information

Solution Approach 1:

The embedded controller collects forensic data and sets recovery flags during the active power state before initiating a power off event. This ensures that critical hardware status information is captured and stored in non-volatile memory before the power off clears the status registers.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The embedded controller acts as an intermediary between the processor and the power management system. It intercepts the power off event, collects remaining forensic data, and sets recovery flags before the actual power off occurs, preventing complete data loss.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If the embedded controller continuously monitors processor status, then processor freeze detection is improved, but power consumption increases

Engineering Contradiction:
Improveprocessor freeze detectionVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The embedded controller sends ping commands to the processor at periodic intervals rather than continuously monitoring. This periodic monitoring approach maintains reliable freeze detection while significantly reducing power consumption compared to continuous monitoring.

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS12066885B2Collection of forensic data after a processor freeze
Publication Date: 2024.08.20 DELL PROD LP
  • US12066885B2 patent drawing
  • US12066885B2 patent drawing
  • US12066885B2 patent drawing

AI summary

An information handling system includes a processor and an embedded controller. The processor executes operations while the information handling system is in an active power state. The embedded controller communicates with the processor. While the information handling system is in the active power state, the embedded controller detects a trigger event. In response to the trigger event, the embedded controller provides a ping command to the processor. Based on a response to the ping command not being received, the embedded controller determines a processor freeze, stores forensic data associated with the processor freeze, and stores an indication to perform a processor freeze recovery during a next boot operation.