Embedded DFE Slicer With Dynamic Threshold Calibration for High Data Rates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional decision feedback equalizers (DFE) struggle to effectively compensate for inter-symbol interference (ISI) at high data rates due to timing constraints and noise amplification, limiting their performance in high-speed data communication channels.
Innovation Solution
The implementation of a decision feedback equalizer with a dynamic threshold voltage calibration circuitry and self-calibration module, which adapts N-tap linear filter coefficients to reduce ISI and maintain signal integrity without increasing power consumption, by embedding the feedback loop within the slicer and using adaptive algorithms like Least Mean Squares for coefficient convergence.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional DFE feedback loop timing is used at very high data rates, then the receiver's performance is severely limited due to timing constraints, but reducing the feedback loop delay is constrained by the settling time of the slicer, DFE summer amplifier, and storage elements
Solution Approach 1:
The patent combines the DFE feedback loop with the slicer by embedding the feedback path directly within the slicer circuitry. This integration eliminates separate delay stages between the DFE summer and slicer, allowing the feedback signal to be available within the same clock cycle at high data rates while maintaining proper timing relationships through shared clocking and reset signals.
Solution Approach 2:
The patent transitions from a sequential timing approach to a parallel spatial arrangement by embedding the feedback loop within the slicer's concurrent circuitry. This dimensional reorganization allows multiple operations (feedback computation, slicing, and signal processing) to occur simultaneously within the same time frame, overcoming the sequential timing constraints that limited conventional DFE designs.
2Object-affected harmful factors
If continuous-time linear equalizer (CTLE) is employed to boost high frequency components, then ISI is reduced, but noise is amplified and SNR does not improve
Solution Approach 1:
The patent implements a decision feedback equalizer that uses feedback from previously decided symbols to cancel intersymbol interference. The feedback path computes the contribution of previous symbols to the current symbol position and subtracts it from the received signal, providing ISI cancellation without amplifying noise as CTLE does.
Solution Approach 2:
The patent extracts and separately processes the ISI component by computing it from previous symbol decisions and removing it through subtraction. This separates the ISI cancellation function from the main signal path, allowing clean subtraction of the interference component without affecting the noise characteristics of the original signal.
3Object-affected harmful factors
If both transmitter FIR equalization and receiver CTLE components are used, then some ISI compensation is achieved, but they are incapable of equalizing reflections caused by impedance mismatch and amplify crosstalk noise
Solution Approach 1:
The patent uses feedback from the receiver's symbol decisions to model and cancel the channel impulse response, including reflections from impedance mismatches. By adapting the feedback coefficients to match the actual channel characteristics, the system can equalize complex channel effects without amplifying noise, as the feedback operates on already-decided symbols rather than amplifying the received signal.
Data Source
AI summary
An apparatus and method for providing a decision feedback equalizer are disclosed herein. In some embodiments, a method and apparatus for reduction of inter-symbol interference (ISI) caused by communication channel impairments is disclosed. In some embodiments, a decision feedback equalizer includes a plurality of delay latches connected in series, a slicer circuit configured to receive an input signal from a communication channel and delayed feedback signals from the plurality of delay latches and determine a logical state of the received input signal, wherein the slicer circuit further comprises a dynamic threshold voltage calibration circuit configured to regulate a current flow between output nodes of the slicer circuit and ground based on the received delayed feedback signal and impulse response coefficients of the communication channel.