Embedded-Logic Multi-Bit Memory Cells With Shared Latch Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manually designing complex integrated circuits with large numbers of components is time-consuming and expensive, and existing EDA tools often result in conservative, less efficient designs due to insufficient optimization of standard cell connections.
Innovation Solution
An electronic circuit design engine that utilizes a circuit analysis and modification engine to identify suboptimal designs and suggests or automatically replaces multiple cells with optimized standard cells, and a circuit synthesizer to convert and optimize the design for improved performance, power efficiency, and area utilization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If manual design methods are used for complex integrated circuits, then design flexibility and customization are improved, but design time and cost increase significantly
Solution Approach 1:
The design system is segmented into multiple independent modules including standard cell library, placement module, routing module, and design rule checker. Each module handles specific aspects of circuit design independently, enabling parallel processing and reducing overall design time while maintaining flexibility through modular configuration.
Solution Approach 2:
A standardized interface layer is introduced between the standard cell library and the design tools, acting as an intermediary that enables automated design processes. This interface allows EDA tools to efficiently access and manipulate standard cells without requiring manual intervention, thus reducing design time while preserving adaptability through the standardized communication protocol.
2Extent of automation
If existing EDA tools are used with standard cells, then design automation is improved, but design optimization and efficiency deteriorate due to conservative connections
Solution Approach 1:
The system enables dynamic adjustment of standard cell parameters such as transistor width, length, and doping concentrations to optimize circuit performance. By allowing parameter changes rather than using fixed standard cell configurations, the system achieves better design efficiency and performance while maintaining full automation through algorithmic parameter optimization.
Solution Approach 2:
The standard cell connections are made dynamic rather than static, allowing the EDA tools to automatically adjust and optimize connections based on performance requirements. The system dynamically selects and configures standard cells during the design process, enabling improved productivity through automated optimization algorithms that adapt to specific design needs.
3Adaptability or versatility
If more standard cells are used in the design, then design functionality is improved, but area utilization and power consumption increase
Solution Approach 1:
Multiple standard cells are merged and combined into optimized configurations that reduce overall area utilization. The system automatically identifies opportunities to share resources between adjacent standard cells and consolidates their implementations, thereby maintaining full design functionality while reducing the total chip area required and lowering power consumption through reduced interconnect length.
Data Source
AI summary
Systems and method are provided that include a standard cell with multiple input and output storage elements, such as flip flops, latches, etc., with some combination logic interconnected between them. In embodiments, the slave latches on input flip flops are replaced with a fewer number latches at a downstream node(s) of the combination logic resulting in improved performance, area and power, while maintaining functionality at the interface pins of the standard cell. The process of inferring such a standard cell from a behavioral description, such as RTL, of a design or remapping equivalent sub-circuits from a netlist to such a standard cell is also described.