Emission Driver Circuit for Uniform Display Signal Duty Ratios

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display devices face challenges in supplying emission signals with uniform duty ratios, leading to inconsistencies in pixel emission timings and display quality.

Innovation Solution

The emission driver and display device incorporate symmetrical circuit structures in stages that receive the same input signals, allowing for the generation of emission signals with uniform duty ratios through a specific configuration of transistors and capacitors, ensuring synchronized and non-overlapping clock signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If conventional emission driver circuits are used, then device complexity is reduced, but emission signal duty ratios become non-uniform

Engineering Contradiction:
Improveduty ratio uniformityVSAvoidcircuit structure complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The emission driver is divided into multiple stages, each stage responsible for generating emission signals for specific pixel groups. This segmentation allows independent optimization of duty ratio control in each stage while maintaining overall system functionality.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces asymmetric circuit configurations in specific stages to compensate for cumulative delays and maintain uniform duty ratios across all emission signals. This asymmetric design counteracts the inherent non-uniformity in conventional symmetric circuits.

Inventive Principle:
Principle #4Asymmetry

2Stability of the object's composition

If emission signals with non-uniform duty ratios are generated, then circuit design is simplified, but pixel emission timing consistency deteriorates

Engineering Contradiction:
Improvepixel emission timing consistencyVSAvoidcircuit structure complexity
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The emission driver incorporates feedback mechanisms that monitor and adjust emission signal timing in real-time. This feedback control ensures consistent pixel emission timing by compensating for variations introduced by process variations and cumulative delays.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent dynamically adjusts circuit parameters such as transistor gate voltages and capacitor charging times to maintain uniform duty ratios across all emission signals. These parameter changes are implemented through controlled voltage application and timing adjustment mechanisms.

Inventive Principle:
Principle #35Parameter changes

3Ease of manufacture

If symmetrical circuit structures are used, then manufacturing is easier, but emission signal duty ratios become non-uniform

Engineering Contradiction:
Improvecircuit fabrication simplicityVSAvoidduty ratio uniformity
Core Design Contradiction:
Ease of manufactureVSManufacturing precision

Solution Approach 1:

The emission driver is divided into multiple stages, each stage responsible for generating emission signals for specific pixel groups. This segmentation allows independent optimization of duty ratio control in each stage while maintaining overall system functionality.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces asymmetric circuit configurations in specific stages to compensate for cumulative delays and maintain uniform duty ratios across all emission signals. This asymmetric design counteracts the inherent non-uniformity in conventional symmetric circuits.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS12518695B2Emission driver and display device including same
Publication Date: 2026.01.06 SAMSUNG DISPLAY CO LTD
  • US12518695B2 patent drawing
  • US12518695B2 patent drawing
  • US12518695B2 patent drawing

AI summary

An emission driver is disclosed that includes stages. Each of the stages includes a first circuit part configured to apply a first node voltage to a first node, a second circuit part configured to apply a second node voltage to a second node and connected to the first circuit part through a third node, a third circuit part configured to apply a third node voltage of the third node or a voltage higher than the third node voltage to a fourth node based on the first node voltage and the second node voltage, and a fourth circuit part configured to generate an emission signal based on the first node voltage and a fourth node voltage of the fourth node.