Emission Control Driver Stage Circuit for Stable Low-Voltage Nodes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing emission control drivers in OLED displays face challenges in maintaining stable node voltages for emission control signals and preventing capacitors from charging or discharging during low voltage states, leading to inefficiencies and increased power consumption.

Innovation Solution

A stage circuit design that includes specific transistor and capacitor configurations to stabilize node voltages and prevent capacitor charging or discharging during low voltage states, using transistors and capacitors to maintain consistent emission control signal output.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If the emission control signal is maintained at a low voltage, then power consumption is reduced, but the node voltage for controlling the output becomes unstable

Engineering Contradiction:
Improvepower consumptionVSAvoidnode voltage stability
Core Design Contradiction:
Loss of energyVSStability of the object's composition

Solution Approach 1:

The stage circuit is divided into multiple functional blocks: a first circuit block generates control signals, a second circuit block controls the voltage level of the first control signal, and a third circuit block generates the emission control signal. This segmentation allows independent optimization of each block to maintain node voltage stability while managing power consumption during low voltage states.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A capacitor is introduced as an intermediary element between the circuit blocks to maintain the node voltage when the emission control signal is at low voltage. The capacitor stores and releases charge to stabilize the node voltage, preventing instability during low power consumption states.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the capacitor is allowed to charge or discharge during low voltage states, then the circuit responds dynamically, but power consumption increases and stability decreases

Engineering Contradiction:
Improveemission control signal stabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The circuit employs dynamic control of the capacitor's charging and discharging states based on the emission control signal voltage level. During low voltage states, the capacitor is prevented from charging or discharging to maintain stability and reduce power consumption, while allowing dynamic response when needed for signal generation.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The voltage level of the first control signal is dynamically adjusted by the second circuit block based on the emission control signal state. This parameter change allows the circuit to optimize between stability and dynamic response, preventing capacitor charging/discharging during low voltage states to reduce power consumption while maintaining reliability.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentEP3712878B1Stage and emission control driver having the same
Publication Date: 2025.12.03 SAMSUNG DISPLAY CO LTD
  • EP3712878B1 patent drawingFigure 1
  • EP3712878B1 patent drawingFigure 2
  • EP3712878B1 patent drawingFigure 3

AI summary

A stage circuit including: an output circuit for supplying a voltage of a first or second power supply to an output terminal in response to voltages of first and second nodes; an input circuit for controlling voltages of the second node and a third node; a first signal processor for controlling the voltage of the first node; a second signal processor configured to control the voltage of the first node in response to an output voltage of a third signal processor and a signal supplied to a third input terminal; and the third signal processor for controlling the voltage of the second node. The third signal processor includes: a third capacitor coupled between the first power supply and the second node; and a third transistor coupled between the first power supply and the third input terminal, and including a gate electrode coupled to the second node.