Encoder Signal Processing Apparatus Anomaly Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing signal processing apparatuses for encoders fail to detect anomalies when one of the encoder output signals is fixed at H or L, leading to undetected issues.
Innovation Solution
A signal processing apparatus that utilizes an encoder outputting multiphase signals, multiple multi-turn counters, and a comparison unit to detect anomalies by comparing counter values and monitoring phase output signals for inconsistencies.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional two-phase encoder signal processing apparatus is used, then the device complexity is low, but the reliability of anomaly detection is insufficient when phase output signals are fixed
Solution Approach 1:
The patent divides the anomaly detection function into multiple independent multi-turn counters, each processing different phase combinations. This segmentation allows parallel detection of multiple potential anomalies simultaneously, improving overall reliability without requiring a single complex detection system.
Solution Approach 2:
The patent transitions from two-phase to three-phase encoder signals, adding a dimensional aspect to the signal processing. By introducing a third phase and creating multiple counters that process different phase combinations, the system gains additional detection dimensions that enable identification of fixed-phase anomalies invisible to conventional two-phase systems.
2Reliability
If multiple multi-turn counters are introduced to detect anomalies, then the anomaly detection capability is improved, but the device complexity increases
Solution Approach 1:
Each multi-turn counter is designed to process multiple phase combinations and detect various types of anomalies. The counters serve universal functions of counting, comparing, and anomaly detection across different phase inputs, reducing the need for specialized dedicated circuits for each detection scenario.
Solution Approach 2:
The system implements feedback mechanisms where counter outputs are continuously monitored and compared. When anomalies are detected through counter value comparisons or phase state monitoring, alarm signals are generated providing feedback about system status, enabling proactive anomaly management without increasing structural complexity.
3Measurement precision
If three-phase encoder signals are processed with multiple counters, then the measurement precision of anomaly detection is improved, but the loss of time for signal processing increases
Solution Approach 1:
The system performs preliminary counting operations in parallel across multiple multi-turn counters simultaneously as signals are generated. This preliminary action allows all necessary count values to be prepared and compared before an anomaly needs to be detected, eliminating sequential processing delays and maintaining real-time detection capability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Provided are a signal processing apparatus for an encoder that is able to detect anomalies in encoder output signals and a method of generating multi-turn data of an encoder. A signal processing apparatus for an encoder includes an encoder that outputs a first phase output signal, a second phase output signal and a third phase output signal one pulse per revolution of a rotary shaft, at least three multi-turn counters including a first multi-turn counter, a second multi-turn counter and a third multi-turn counter that respectively receive input of different combinations of output signals of two phases out of the first phase output signal, the second phase output signal and the third phase output signal, and respectively output a first counter value, a second counter value and a third counter value based on the output signals of two phases, and a comparison unit that receives input of the first counter value, the second counter value and the third counter value, and compares the first counter value, the second counter value and the third counter value.