Endian Configuration Circuit with Error-Correcting Register Logic

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Electronic microcontrollers and microprocessors face challenges in ensuring consistent endianess configuration due to errors caused by noise, interference, and radiation, which can lead to reliability degradation and incorrect system operations.

Innovation Solution

The implementation of an electronic circuit with a microcontroller processor, a peripheral, an endian circuit for selective operation modes, and a detection circuit to prevent inadvertent endianess switches, along with a non-volatile memory and decoding/encoding circuits for error-resistant configuration bit management, including error correction mechanisms to maintain configuration integrity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If configuration bits are stored in non-volatile memory without error correction, then device complexity is reduced, but reliability deteriorates due to noise, interference, and radiation errors

Engineering Contradiction:
Improveconfiguration bit integrityVSAvoiderror correction circuitry
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

An intermediary encoding circuit is introduced between the configuration bits in non-volatile memory and the multibit register. This circuit encodes configuration bits into larger codewords using error-correcting codes (e.g., Hamming codes), enabling error detection and correction without requiring redundant storage locations, thus maintaining reliability while managing complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system changes the parameter representation by encoding configuration bits into expanded multibit codewords. Instead of storing raw configuration bits directly, the system transforms them into encoded forms with built-in error correction capability, allowing the same physical storage to provide both compactness and reliability

Inventive Principle:
Principle #35Parameter changes

2Reliability

If endianess configuration is implemented without detection circuitry, then device complexity is reduced, but reliability deteriorates due to inadvertent endianess switches from faults

Engineering Contradiction:
Improveendianess configuration stabilityVSAvoiddetection circuit
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A detection circuit is implemented that continuously monitors the endianess configuration state and provides feedback to detect inadvertent switches. The circuit compares the current endianess setting against expected valid states and triggers error detection when inconsistencies are found, ensuring reliability while using minimal additional circuitry

Inventive Principle:
Principle #23Feedback

3Reliability

If configuration bits are protected with extensive error correction codes, then reliability is improved, but manufacturing precision requirements increase due to more complex circuit fabrication

Engineering Contradiction:
Improveconfiguration data protectionVSAvoidcircuit fabrication tolerance
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

Instead of implementing comprehensive error correction for all configuration data, the system applies error correction selectively to critical configuration bits such as endianess settings. This partial application of error correction provides adequate protection for safety-critical parameters while avoiding the manufacturing complexity of full-system error correction implementation

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS8972821B2Encode and multiplex, register, and decode and error correction circuitry
Publication Date: 2015.03.03 TEXAS INSTRUMENTS INC
  • US8972821B2 patent drawing
  • US8972821B2 patent drawing
  • US8972821B2 patent drawing

AI summary

An electronic circuit includes a microcontroller processor (410), a peripheral (420) coupled with the processor, an endian circuit (470) coupled with the processor and the peripheral to selectively provide different endianess modes of operation, and a detection circuit (140) to detect a failure to select a given endianess, whereby inadvertent switch of endianess due to faults is avoided. Other circuits, devices, systems, methods of operation and processes of manufacture are also disclosed.