Enumerative Endec for Low-Latency MSB-to-LSB Decoding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data processing circuits in read channel devices experience significant latency due to the need to buffer data before decoding, particularly when dealing with long blocks of data encoded from most significant bit (MSB) to least significant bit (LSB) and decoded in the opposite order.

Innovation Solution

The implementation of a storage system with a Maximum Transition Run (MTR) encoder and decoder that encodes and decodes data in the same order, using an enumerative encoder and decoder to limit transition runs and prevent carry-overs, allowing for immediate processing of data blocks without buffering.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If data is decoded in reverse order (LSB to MSB) as in conventional systems, then decoding accuracy is maintained, but latency increases due to required buffering

Engineering Contradiction:
Improvedecoding accuracyVSAvoiddecoding latency
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent inverts the conventional decoding order by decoding from MSB to LSB instead of LSB to MSB. This is achieved through an enumerative decoder that processes encoded data in the same direction as the encoder, eliminating the need for buffering while maintaining decoding accuracy through carryover cancellation mechanisms.

Inventive Principle:
Principle #13The other way round (Inversion)

2Measurement precision

If data blocks are buffered before decoding to handle reverse order processing, then decoding accuracy is preserved, but processing speed decreases

Engineering Contradiction:
Improvedecoding accuracyVSAvoiddata processing speed
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent applies preliminary action by pre-defining enumeration bases and carryover cancellation rules before decoding begins. The system prepares lookup tables and control mechanisms in advance, allowing immediate MSB-to-LSB decoding without buffering delays while ensuring accuracy through pre-established correction protocols.

Inventive Principle:
Principle #10Preliminary action

3Loss of time

If enumerative encoding with MSB to LSB processing is used, then latency is reduced by eliminating buffers, but device complexity increases

Engineering Contradiction:
Improvedecoding latencyVSAvoidencoder-decoder system complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent changes the fundamental parameter of decoding direction from reverse (LSB to MSB) to forward (MSB to LSB) processing. This parameter change simplifies the system architecture by eliminating buffer requirements while managing complexity through standardized enumerative coding schemes and carryover cancellation algorithms.

Inventive Principle:
Principle #35Parameter changes

4Ease of manufacture

If conventional encoding schemes are used without transition run limitations, then encoding simplicity is maintained, but error probability increases in retrieved data

Engineering Contradiction:
Improveencoding simplicityVSAvoiddata retrieval accuracy
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent segments the encoded data stream by imposing maximum transition run (MTR) constraints that divide long sequences of identical bits into shorter segments. This segmentation prevents excessive run lengths that could cause decoding errors, while the enumerative coding scheme maintains relative simplicity through systematic base conversion and carryover management.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS8700981B2Low latency enumeration endec
Publication Date: 2014.04.15 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US8700981B2 patent drawing
  • US8700981B2 patent drawing
  • US8700981B2 patent drawing

AI summary

Various embodiments of the present invention provide apparatuses and methods for encoding and decoding data.