Envelope Detector Clamp Circuit for Pulse Width Distortion Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing envelope detectors suffer from significant pulse width distortion due to variations in process and temperature, leading to inconsistent performance across different corners.

Innovation Solution

The implementation of an active clamp circuit within the envelope detector, which includes a signal detection circuit, a reference voltage circuit, a comparator, and a clamp circuit, helps to maintain a constant voltage difference between the signal detection circuit output and the reference voltage circuit output, thereby reducing pulse width distortion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If existing envelope detectors are used without active clamp circuitry, then the device complexity is low, but pulse width distortion is significant due to process and temperature variations

Engineering Contradiction:
Improvepulse width stabilityVSAvoidcircuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

An active clamp circuit is introduced as an intermediary component between the signal detection circuit and reference voltage circuit. This clamp circuit actively compensates for process and temperature variations by maintaining a stable voltage difference, thereby reducing pulse width distortion without requiring complete redesign of the envelope detector architecture.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The invention dynamically adjusts the reference voltage level through the active clamp circuit to compensate for process and temperature variations. By changing the voltage parameter adaptively rather than using fixed values, the system maintains pulse width stability across different operating conditions and corners.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If process and temperature variations are not compensated, then the device operation is simple, but the falling edge variation and pulse width distortion are significant

Engineering Contradiction:
Improveperformance consistencyVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The active clamp circuit implements a feedback mechanism where the voltage difference between the signal detection circuit output and reference voltage circuit output is continuously monitored and adjusted. This feedback loop compensates for process and temperature variations, ensuring consistent falling edge timing and pulse width stability across different operating conditions.

Inventive Principle:
Principle #23Feedback

3Manufacturing precision

If active clamp circuit is implemented, then pulse width distortion is reduced, but the device complexity increases

Engineering Contradiction:
Improvefalling edge consistencyVSAvoidnumber of circuit components
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The clamp circuit transitions from a static passive component to a dynamic active circuit that can adapt its operation based on process and temperature conditions. This dynamic behavior allows the circuit to maintain optimal performance across varying conditions while managing complexity through intelligent control rather than sheer component count.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12294374B2Pulse width distortion correction
Publication Date: 2025.05.06 TEXAS INSTRUMENTS INC
  • US12294374B2 patent drawing
  • US12294374B2 patent drawing
  • US12294374B2 patent drawing

AI summary

An integrated circuit (IC) includes a signal detection circuit having a signal detection circuit input and a signal detection circuit output. The IC further includes a reference voltage circuit having a reference voltage circuit input and a reference voltage circuit output. The IC also includes a comparator having a first comparator input and a second comparator input. The first comparator input is coupled to the reference voltage circuit output, and the second comparator input is coupled to the signal detection circuit output. The IC includes a clamp circuit having a clamp circuit input and a clamp circuit output. The clamp circuit input is coupled to the signal detection circuit, and the clamp circuit output is coupled to the reference voltage circuit output.