Envelope Detector Compensation Circuit for Duty Cycle Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Envelope detectors in digital isolators experience duty cycle distortion and jitter due to temperature and process variations, leading to incorrect signal processing and increased electromagnetic interference, especially at higher carrier frequencies.

Innovation Solution

A compensation circuit is implemented, including a current compensation output, a current mirror circuit, and a rectification circuit, which generates a compensation current to track and adjust for process and temperature variations, minimizing duty cycle distortion and jitter by supplying a proportional current to the rectification and output stages.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an envelope detector is used to convert carrier signals back to digital signals, then signal transmission across isolation barriers is enabled, but duty cycle distortion and jitter increase due to temperature and process variations

Engineering Contradiction:
Improvesignal transmission reliabilityVSAvoidduty cycle accuracy
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent implements a feedback mechanism where the envelope detector monitors its own output duty cycle and generates compensation signals to correct deviations. The duty cycle correction circuit receives feedback about duty cycle errors and adjusts the output accordingly, creating a closed-loop system that actively compensates for temperature and process variations.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent changes operating parameters dynamically by adjusting bias currents and voltage levels based on detected duty cycle errors. The compensation circuit modifies electrical parameters in real-time to counteract the effects of temperature drift and manufacturing tolerances, maintaining consistent duty cycle performance across varying conditions.

Inventive Principle:
Principle #35Parameter changes

2Speed

If carrier frequency is increased to improve transmission speed, then data transmission rate increases, but duty cycle distortion and electromagnetic interference worsen

Engineering Contradiction:
Improvedata transmission rateVSAvoidelectromagnetic interference
Core Design Contradiction:
SpeedVSObject-generated harmful factors

Solution Approach 1:

The patent converts the harmful effect of high-frequency induced duty cycle distortion into a useful signal by using it as the basis for feedback compensation. The envelope detector specifically targets the distortion caused by high-frequency operation and generates correction signals that benefit the overall system performance, turning the frequency-related problem into the basis for its solution.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Solution Approach 2:

The patent introduces an intermediary duty cycle correction circuit between the envelope detector and the output stage. This intermediary component processes the detected duty cycle errors and generates compensation signals that mediate between the high-frequency carrier input and the digital output, reducing electromagnetic interference effects before they propagate.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Manufacturing precision

If compensation circuitry is added to reduce duty cycle distortion, then duty cycle accuracy improves, but device complexity increases

Engineering Contradiction:
Improveduty cycle accuracyVSAvoidcircuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent merges the compensation functionality with the existing envelope detector structure by integrating the duty cycle correction circuit into the same device. Rather than adding completely separate compensation equipment, the patent combines multiple functions (envelope detection, duty cycle monitoring, and correction) into a unified circuit architecture, reducing overall system complexity.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The envelope detector is designed with multi-functionality, serving both as a signal demodulator and as a duty cycle monitoring device. The same circuit components perform multiple roles: detecting the envelope of the carrier signal, monitoring duty cycle variations, and generating compensation signals. This universal approach avoids the need for dedicated separate compensation circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The compensation circuit effectively reduces duty cycle distortion and jitter in the digital output signal, ensuring accurate signal processing and minimizing the impact of temperature and process variations on the envelope detector's performance.

Implementation Method 1

A current mirror circuit having a mirror input and a mirror output, the mirror input coupled to the current compensation output

Methodology Applied
Scientific EffectCurrent mirror effect:

Implementation Method 2

A rectification circuit having an input coupled to the mirror output

Methodology Applied
Scientific EffectRectification:

Data Source

PatentUS11809206B2Methods and apparatus to implement compensation circuitry in an envelope detector
Publication Date: 2023.11.07 TEXAS INSTRUMENTS INC
  • US11809206B2 patent drawing
  • US11809206B2 patent drawing
  • US11809206B2 patent drawing

AI summary

An example apparatus includes: a compensation circuit including: a current compensation output, a first transistor with a first current terminal and a first control terminal, the first current terminal coupled to the current compensation output, and a resistor ladder with a tap terminal coupled to the first control terminal, a current mirror circuit having a mirror input and a mirror output, the mirror input coupled to the current compensation output, and a rectification circuit having an input coupled to the mirror output.