Epitaxial Sidewall Structure for GAA Channel Stress Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor devices with gate-all-around structures face challenges in optimizing epitaxial pattern shapes to enhance performance and reliability, particularly in controlling channel region characteristics for improved current control and reduced short channel effects.

Innovation Solution

The semiconductor device incorporates a specific epitaxial pattern design with varying sidewall orientations and crystal plane formations, including inclined upper and lower sidewalls connected by curved or planar connecting sidewalls, to control stress and material properties, thereby enhancing channel region performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If a gate-all-around structure with nanowire-type silicon body is formed, then scaling is facilitated and current control capability is improved, but the shape of epitaxial patterns becomes difficult to control

Engineering Contradiction:
Improvescaling capabilityVSAvoidepitaxial pattern shape control
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The epitaxial pattern is divided into multiple distinct regions: a first epitaxial region with a first crystal orientation and a second epitaxial region with a second crystal orientation. This segmentation allows independent control of growth characteristics in different areas, enabling precise shape control while maintaining the gate-all-around structure's scaling benefits.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different crystal orientations are assigned to different spatial regions of the epitaxial pattern. The first epitaxial region has a crystal orientation optimized for one set of properties, while the second epitaxial region has a different crystal orientation optimized for another set of properties. This local differentiation enables simultaneous optimization of multiple characteristics.

Inventive Principle:
Principle #3Local quality

2Ease of manufacture

If epitaxial patterns with uniform shape are used, then manufacturing is simplified, but carrier mobility and short channel effect control are insufficient

Engineering Contradiction:
Improveepitaxial pattern fabricationVSAvoidcarrier mobility and short channel effect control
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The epitaxial pattern employs different crystal orientations in different regions to achieve local optimization. The first epitaxial region with its specific crystal orientation provides certain electrical characteristics, while the second epitaxial region with a different crystal orientation provides complementary characteristics, together achieving superior overall performance that cannot be obtained with uniform structures.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent introduces asymmetric crystal orientation distribution in the epitaxial pattern, where the first and second epitaxial regions have different crystal orientations relative to the substrate. This asymmetric arrangement creates directional properties that enhance carrier mobility in specific directions while providing better control over short channel effects.

Inventive Principle:
Principle #4Asymmetry

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design improves carrier mobility and reduces short channel effects, leading to increased performance and reliability of the semiconductor device by optimizing epitaxial pattern shapes and material properties.

Implementation Method 1

the first and second epitaxial upper sidewalls are formed by crystal planes included in a first crystal plane group, and wherein the first and second epitaxial connecting sidewalls are formed by crystal planes included in a second crystal plane group which is different from the first crystal plane group

Methodology Applied
Scientific EffectCrystal plane orientation: Crystallisation

Data Source

PatentUS11967614B2Semiconductor device
Publication Date: 2024.04.23 SAMSUNG ELECTRONICS CO LTD
  • US11967614B2 patent drawing
  • US11967614B2 patent drawing
  • US11967614B2 patent drawing

AI summary

Provided is a semiconductor device comprising an active region on a substrate and including first and second sidewalls extending in a first direction and an epitaxial pattern on the active region, wherein the epitaxial pattern includes first and second epitaxial sidewalls extending from the first and second sidewalls, respectively, the first epitaxial sidewall includes a first epitaxial lower sidewall, a first epitaxial upper sidewall, and a first epitaxial connecting sidewall connecting the first epitaxial lower sidewall and the first epitaxial upper sidewall, the second epitaxial sidewall includes a second epitaxial lower sidewall, a second epitaxial upper sidewall, and a second epitaxial connecting sidewall connecting the second epitaxial lower sidewall and the second epitaxial upper sidewall, a distance between the first and second epitaxial upper sidewalls decreases away from the active region, and the first and second epitaxial lower sidewalls extend in parallel to a top surface of the substrate.