Electrostatic Chuck Ceramic Planarization for Stable Wafer Chucking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Electrostatic chucks (ESCs) experience irregular static coupling forces due to aging, leading to misaligned clamping and contamination, which compromises the performance of semiconductor wafers during processing.
Innovation Solution
Implementing a method to planarize the upper ceramic surface of ESCs using advanced metrology and planarizing apparatus to achieve specific surface morphology parameters, such as arithmetical mean height (Sa), developed interfacial area ratio (Sdr), and maximum peak to maximum valley (Sz), ensuring uniform charge separation and stable chucking.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If the electrostatic chuck assembly is used for an extended period, then productivity is improved, but the static coupling forces become irregular causing misaligned clamping and contamination
Solution Approach 1:
The patent applies parameter changes by modifying the surface morphology parameters of the ceramic surface through planarization processes. By controlling surface roughness parameters (Ra < 0.1 microns, Rz < 1.0 microns) and restoring the original surface topology, the electrostatic chuck maintains uniform charge distribution and consistent static coupling forces even after extended usage periods
Solution Approach 2:
The patent implements preliminary action through preventive maintenance planarization before the ceramic surface degradation becomes severe. By periodically restoring the surface to specified morphology parameters, the system prevents the development of irregular coupling forces and contamination issues that would occur with extended uninterrupted use
2Manufacturing precision
If the ceramic surface is planarized to achieve specific surface morphology parameters, then manufacturing precision is improved, but the process complexity increases
Solution Approach 1:
The patent employs feedback mechanisms through surface metrology measurements to monitor and control planarization processes. By measuring surface morphology parameters (Ra, Rz, Sa, Sdr, Sz, pit-porosity depth) and using this data to adjust planarization conditions, the process achieves precise surface control while minimizing unnecessary complexity through data-driven process optimization
Solution Approach 2:
The patent replaces complex mechanical planarization systems with chemical mechanical planarization (CMP) and other advanced techniques. This substitution reduces mechanical complexity while achieving superior surface morphology control through chemical and electrostatic mechanisms that are easier to precisely control and monitor
3Reliability
If the upper ceramic surface is altered to reduce surface roughness, then sheet resistivity non-uniformity is reduced, but the processing time increases
Solution Approach 1:
The patent applies partial action by targeting specific surface morphology parameters that most critically affect sheet resistivity uniformity. Rather than achieving absolute perfection in all surface characteristics, the process focuses on controlling key parameters (Ra < 0.1 microns, Rz < 1.0 microns, Sdr < 2.5%) that have the greatest impact on electrical uniformity, thereby reducing processing time while maintaining reliability
Data Source
AI summary
Methods and apparatus reduce chucking abnormalities for electrostatic chucks by ensuring proper planarizing of ceramic surfaces of the electrostatic chuck. In some embodiments, a method for planarizing an upper ceramic surface of an electrostatic chuck assembly may comprise placing the electrostatic chuck assembly in a first planarizing apparatus, altering an upper ceramic surface of the electrostatic chuck assembly, and halting the altering of the upper ceramic surface of the electrostatic chuck assembly when an Sa parameter is less than approximately 0.1 microns, an Sdr parameter is less than approximately 2.5 percent, an Sz parameter is less than approximately 10 microns for any given area of approximately 10 mm2 of the upper ceramic surface, or a pit-porosity depth parameter of greater than 1 micron is less than approximately 0.1 percent of area of the upper ceramic surface.