ESC Undercoating Thickness for Insulation and Clamping Balance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Substrate processing systems face issues with ESC degradation due to charge imbalance and AlFx accumulation, leading to arcing and cluster defects, which traditional undercoat layers fail to adequately address, especially in high-temperature applications.

Innovation Solution

An undercoating system with controlled deposition of multiple undercoat layers, including silicon oxide and silicon nitride, to enhance coverage and resistivity, and adjust gap sizes for improved ESC protection and clamping force.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If thicker undercoat layers are deposited to improve insulation, then ESC protection is enhanced, but clamping force may be reduced

Engineering Contradiction:
ImproveESC insulationVSAvoidclamping force
Core Design Contradiction:
ReliabilityVSForce

Solution Approach 1:

The patent optimizes the thickness parameter of undercoat layers to a specific range (7-15 μm overall) that balances insulation requirements with clamping force maintenance. This parameter optimization ensures adequate charge isolation while preserving sufficient electrostatic attraction for substrate clamping

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The composite structure of silicon oxide and silicon nitride layers provides optimized electrical properties that deliver enhanced insulation with minimal impact on clamping force, resolving the trade-off between these two critical functions

Inventive Principle:
Principle #40Composite materials

2Reliability

If multiple undercoat layers are deposited to enhance coverage and resistivity, then ESC protection is improved, but process complexity increases

Engineering Contradiction:
ImproveESC coverageVSAvoiddeposition process
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the undercoat into multiple functional layers (silicon oxide and silicon nitride) with specific thicknesses and sequences. This segmentation enables each layer to perform optimized functions for coverage and resistivity, improving ESC protection while maintaining manageable process complexity through systematic layer design

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution increases ESC lifetime, reduces arcing, and minimizes cluster defects by providing enhanced insulation and maintaining adequate clamping forces over numerous deposition cycles.

Implementation Method 1

perform one or more deposition processes to deposit one or more undercoat layers on the ESC

Methodology Applied
Scientific EffectChemical Vapour Deposition: Chemical Vapour Deposition

Implementation Method 2

The ESC comprises clamping electrodes to clamp the substrate to the ESC during processing

Methodology Applied
Scientific EffectElectrostatic force: Electrostatics

Implementation Method 3

A radio frequency (RF) potential is provided between two electrodes to generate plasma. Energized electrons ionize or dissociate reactant gases from the plasma

Methodology Applied
Scientific EffectPlasma generation: Plasma

Data Source

PatentUS12565701B2Undercoating coverage and resistance control for ESCS of substrate processing systems
Publication Date: 2026.03.03 LAM RES CORP
  • US12565701B2 patent drawing
  • US12565701B2 patent drawing
  • US12565701B2 patent drawing

AI summary

An electrostatic chuck (ESC) undercoating system includes a memory and a controller. The memory stores an undercoat application. The controller configured to execute the undercoat application to: determine undercoat parameters; perform a full clean process to remove undercoat deposits in processing chamber of substrate processing system; and based on the undercoat parameters, perform one or more deposition processes to deposit one or more undercoat layers on the ESC to provide an overall undercoat layer having an overall thickness between 7-15 μm, the one or more undercoat layers providing protection of the ESC during subsequent deposition processing of a substrate on the ESC.