ESD Protection Circuitry Using Metal Path Resistance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional electrostatic discharge protection circuitry in integrated circuits, particularly at advanced technology nodes, faces challenges due to excessive resistance values from polysilicon resistors, which fail to provide adequate protection against electrostatic discharge events, potentially damaging sensitive circuitry.
Innovation Solution
The implementation of multiple n-channel transistors coupled in parallel between an output node and a ground terminal, with metal paths providing desired resistance values, eliminates the need for polysilicon resistors by using a mirrored or non-mirrored configuration to ensure sufficient current flow during electrostatic discharge events, thereby protecting internal circuitry.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If polysilicon resistors are used in ESD protection circuitry at advanced technology nodes, then the circuit layout can be simplified, but the resistance values become excessively high and fail to provide adequate ESD protection
Solution Approach 1:
The patent changes the resistance value parameter from excessively high (using polysilicon resistors) to optimal range (10-1000 ohms) by replacing polysilicon resistors with metal paths having controlled resistance, thereby achieving both simplified layout and adequate ESD protection
Solution Approach 2:
The patent extracts and removes the polysilicon resistors from the ESD protection circuitry, replacing them with metal paths that provide the necessary resistance function without the excessive resistance values inherent to polysilicon implementations at advanced nodes
2Ease of manufacture
If polysilicon resistors are used to provide resistance in ESD protection circuits, then the circuit structure is conventional and familiar, but the resistance values are excessively high causing insufficient current sinking capability
Solution Approach 1:
The patent changes the resistance parameter from excessively high values to optimal values (10-1000 ohms) by using metal paths instead of polysilicon resistors, thereby improving current sinking capability while maintaining fabrication compatibility
Solution Approach 2:
The patent introduces metal paths as an intermediary element between the ESD protection transistor and ground, providing the necessary resistance function with appropriate resistance values that enable sufficient current sinking during ESD events
3Reliability
If metal paths are used instead of polysilicon resistors, then adequate resistance values and current sinking capability are achieved, but the circuit design becomes more complex
Solution Approach 1:
The patent makes the metal paths serve multiple functions: providing the necessary resistance values for current limiting, serving as interconnect elements, and enabling ESD protection functionality, thereby reducing overall circuit complexity despite the design change
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively sinks sufficient current during electrostatic discharge events without damaging internal circuitry, ensuring reliable operation by providing the appropriate resistance values without relying on polysilicon resistors, thus enhancing the protection capabilities of integrated circuits.
Implementation Method 1
The first and second set of metal paths provide desired resistance in a pull-down current path of the ESD protection circuit
Implementation Method 2
multiple n-channel transistors coupled in parallel between an output node and a ground terminal
Data Source
AI summary
Integrated circuits with electrostatic discharge (ESD) protection circuitry are provided. The ESD protection circuitry does not include polysilicon resistors. The ESD protection circuitry may include n-channel transistors coupled in parallel between an output node that is connected to an input/output pin and a ground terminal. The n-channel transistors may each have a drain terminal that is coupled to the output node through first metal paths and a source terminal that is coupled to the ground terminal through second metal paths. The first and second metal paths may be routed over gate terminals of the respective n-channel transistors to provide sufficient resistance. The first and second metal paths may provide desired pull-down resistance in the ESD protection circuitry so that the ESD protection circuitry can sink sufficient current through each of the n-channel transistors to protect internal circuitry from damage in an ESD event.