Automated ESD Path Resistance Verification in IC Layouts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing methods for verifying the resistance of electrostatic discharge (ESD) paths in integrated circuits (ICs) are tedious and time-consuming, requiring manual direct current simulations to ensure that paths from pads to ESD elements have low resistance, which is crucial for protecting ICs from damage due to static electricity.
Innovation Solution
A computer-based method using a database with layout information to identify and calculate the electrical parameters of conductive paths, including ESD protection paths, to determine if they meet specified resistance thresholds, thereby automating the process of verifying the effectiveness of ESD protection in ICs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If manual DC simulation is used to verify ESD path resistance, then measurement precision is improved, but productivity deteriorates
Solution Approach 1:
The patent replaces manual mechanical simulation processes with an automated computer-based system that uses layout information databases and algorithms to calculate ESD path resistance, eliminating the need for repeated manual DC simulations while maintaining verification accuracy
Solution Approach 2:
The patent performs preliminary extraction and organization of layout information (conductive path geometries, materials, dimensions) into a database structure before resistance calculation, so that when verification is needed, the system can quickly compute results without starting from scratch each time
2Reliability
If manual DC simulation is used for every ESD path, then reliability is improved, but loss of time worsens
Solution Approach 1:
The patent substitutes time-consuming manual simulation with automated computational methods that use stored layout information to rapidly calculate resistance values, maintaining reliability through systematic calculation while reducing verification time from hours to minutes
Solution Approach 2:
The patent creates a digital copy of the physical layout information in a structured database format, allowing the system to work with replicated data models rather than physical circuits, enabling rapid repeated verification without additional time cost
3Productivity
If automated calculation is implemented, then productivity is improved, but device complexity worsens
Solution Approach 1:
The patent extracts only the necessary layout information (conductive path geometries, materials, dimensions) from the complete IC design data and stores it in a specialized database structure, separating the verification system's data needs from the full design complexity while enabling automated calculation
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach efficiently identifies and calculates the resistance of ESD paths, ensuring that they have low enough resistance to effectively divert ESD current away from the IC's main circuitry, thus protecting it from damage, and reduces the time and effort required for the verification process.
Implementation Method 1
calculating an electrical parameter for each conductive path of the selected type identified during the identifying, as a function of the layout information obtained for that conductive path during the extracting
Data Source
AI summary
An embodiment of the invention involves: providing a database that includes layout information representing a layout within an integrated circuit of an electrical circuit; identifying from the information in the database each conductive path of a selected type in the electrical circuit; extracting layout information from the database for each conductive path of the selected type; and calculating an electrical parameter for each conductive path of the selected type, as a function of the layout information obtained for that conductive path during the extracting. In addition, in a different configuration of the embodiment, a report can be generated containing information based on the electrical parameter calculated during the calculating for at least one of the conductive paths of the selected type.