BASE-T Ethernet Framing With LDPC and Reed-Solomon Coding

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing high-speed Ethernet communication standards, such as 10GBASE-T, are not efficiently adaptable for data rate transmissions lower than 10 Gbps, as they do not effectively utilize the available bit locations in the frame for error correction coding, leading to suboptimal performance in lower data rate scenarios.

Innovation Solution

The proposed solution involves reorganizing bit groups in the 10GBASE-T transport frame to utilize sparser constellations like PAM8, which frees up bits for Reed-Solomon coding, and combining LDPC and Reed-Solomon error correction schemes to enhance coding gain and robustness, particularly by encoding least significant bits with high-gain LDPC and most significant bits with lower overhead Reed-Solomon codes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the standard 10GBASE-T frame structure is used with LDPC coding only, then 10 Gbps data transmission is achieved, but coding gain and error correction robustness are insufficient for lower data rate transmissions

Engineering Contradiction:
Improveerror correction robustnessVSAvoidadaptability to lower data rates
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent segments the 10GBASE-T frame structure into distinct coding regions: a first portion for LDPC coding and a second portion for Reed-Solomon coding. This segmentation allows independent optimization of coding schemes for different data rate requirements, enabling the system to achieve both high reliability through dual coding and adaptability to lower data rates by adjusting the allocation between the two coding portions.

Inventive Principle:
Principle #1Segmentation

2Productivity

If all bit locations are used for data transmission, then data rate is maximized, but error correction capability is reduced

Engineering Contradiction:
Improvedata rateVSAvoiderror correction capability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies local quality by assigning different coding schemes to different portions of the frame: LDPC coding is applied to the first portion where it provides high coding gain, while Reed-Solomon coding is applied to the second portion. This localized application of different coding qualities allows the system to optimize error correction capability in specific regions without sacrificing overall data rate, as each portion benefits from the most appropriate coding scheme for its requirements.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS9853769B1High-speed Ethernet coding
Publication Date: 2017.12.26 MARVELL ASIA PTE LTD
  • US9853769B1 patent drawing
  • US9853769B1 patent drawing
  • US9853769B1 patent drawing

AI summary

A BASE-T Ethernet transceiver is disclosed. The transceiver includes a BASE-T Ethernet transmit circuit that employs a data framing module. The data framing module includes an input interface to receive Ethernet block data bits, and, forward error correction encoder is coupled to the logic to encode at least a first portion of the data bits to generate first error check bits. A Reed-Solomon (RS) encoder is coupled to the logic to encode at least a second portion of the data bits in accordance with a Reed-Solomon error code to generate second error check bits. A symbol mapper modulates the Ethernet block data bits in accordance with an SQ64 constellation comprising back-to-back PAM8 symbols.