Multi-Lane Ethernet Training Signal De-Correlation for 8-Lane PHYs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing Ethernet standards like IEEE 802.3-2022 lack sufficient polynomials and seeds for generating training signals in multi-lane Ethernet interfaces, leading to challenges in decorrelating crosstalk and inter-symbol interference, which are not adequately addressed for 8-lane Ethernet signals.
Innovation Solution
Introduce additional PRBS13 polynomials and seeds for lanes 4-7, ensuring they are different from those used for lanes 0-3, with specific seed values and polynomial combinations to reduce crosstalk and interference, while maintaining compatibility with IEEE P802.3ck implementations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the same PRBS polynomial and seed are used for all lanes, then the implementation is simple and compatible with existing standards, but crosstalk and inter-symbol interference cannot be adequately decorrelated in multi-lane interfaces
Solution Approach 1:
The patent applies local quality by assigning different PRBS polynomials and/or seeds to different lanes (e.g., lanes 0-3 use one set, lanes 4-7 use another set). This allows each lane to have customized training sequences that are optimized for its specific position and interference characteristics, thereby decorrelating crosstalk between adjacent lanes while maintaining overall system reliability.
Solution Approach 2:
The patent segments the 8-lane interface into groups (e.g., first group: lanes 0-3, second group: lanes 4-7) and applies different polynomial configurations to each segment. This segmentation enables independent optimization of training sequences for each group, reducing the correlation of interference patterns across all lanes while managing complexity through modular configuration.
2Reliability
If additional PRBS polynomials and seeds are introduced for lanes 4-7, then crosstalk decorrelation is improved, but compatibility with existing IEEE P802.3ck implementations may be compromised
Solution Approach 1:
The patent achieves universality by designing a dual-mode polynomial configuration system that can operate in both legacy mode (using standard IEEE P802.3ck polynomials for all lanes) and enhanced mode (using additional polynomials for lanes 4-7). This allows the same hardware infrastructure to support both existing standards and improved multi-lane performance, ensuring backward compatibility while enabling forward enhancement.
Solution Approach 2:
The patent applies parameter changes by introducing new polynomial coefficients and seed values as configurable parameters. These parameters can be selectively activated based on the operational mode, allowing the system to transition between standard compliance (using original parameters) and enhanced performance (using modified parameters) without hardware changes.
3Reliability
If different polynomials are used for different lane groups, then training sequence decorrelation is achieved, but the configuration and management of polynomials becomes more complex
Solution Approach 1:
The patent implements dynamics by making the polynomial configuration adaptive and configurable rather than fixed. The system can dynamically select between different polynomial sets based on operational requirements, lane grouping, and compatibility modes. This dynamic approach simplifies operation by allowing automatic or semi-automatic configuration rather than requiring manual setup of each polynomial.
Solution Approach 2:
The patent applies self-service by enabling the system to automatically manage and configure the different polynomial sets for different lane groups. The configuration can be self-provisioned based on detected lane counts and interference patterns, reducing the burden on operators to manually configure complex polynomial assignments while maintaining optimal decorrelation performance.
Data Source
AI summary
Examples described herein relate to an Ethernet physical layer transceiver (PHY) circuitry to generate a training signal for transmission for a lane based on a pseudorandom bit sequence (PRBS) polynomial and seed.