Ethernet Transceiver Low-Power Alert Mode for Link Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed Ethernet systems, such as 10 GBASE-T and NBASE-T, face inefficiencies in their low-power idle mode due to fixed refresh periods and quiet periods, leading to significant power consumption even during periods of no data transfer.

Innovation Solution

An asymmetric low-power alert mode is introduced, where the receive-side DSP circuitry is powered down, and alert signals are used to maintain synchronization, allowing for low-speed data transfers with minimal power dissipation by encoding data in a sequence of alert intervals, enabling efficient power management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If fixed refresh periods are used in EEE low-power mode, then link synchronization is maintained, but power consumption remains high during idle periods

Engineering Contradiction:
Improvelink synchronizationVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic adjustment of refresh periods based on link conditions and traffic patterns. Instead of using fixed refresh periods, the system adapts the refresh interval to match actual needs, reducing unnecessary refresh operations during prolonged idle periods while maintaining synchronization when needed. This dynamic approach resolves the contradiction by making the refresh mechanism flexible rather than rigid.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters (refresh period duration, quiet period length) based on link state and traffic characteristics. By monitoring link activity and adjusting refresh frequency accordingly, the system maintains synchronization reliability while minimizing power consumption during idle periods. Parameter changes allow the system to optimize between these two conflicting requirements.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If fixed quiet periods are used in EEE low-power mode, then power consumption is reduced, but link synchronization may be compromised

Engineering Contradiction:
Improvepower consumptionVSAvoidlink synchronization
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The quiet period duration is dynamically adjusted based on link conditions rather than being fixed. The system extends or reduces quiet periods according to actual traffic patterns and synchronization requirements, ensuring that power savings are achieved without compromising link reliability. This dynamic adaptation resolves the contradiction between energy efficiency and synchronization maintenance.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system employs feedback mechanisms to monitor link synchronization status and adjust quiet period lengths accordingly. When synchronization metrics indicate potential degradation, the system reduces quiet period duration or increases refresh frequency. This feedback loop ensures that power consumption is minimized while maintaining reliable link synchronization.

Inventive Principle:
Principle #23Feedback

3Speed

If transceiver circuitry remains active during idle periods, then link responsiveness is maintained, but power consumption increases significantly

Engineering Contradiction:
Improvelink responsivenessVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The transceiver system is segmented into multiple functional blocks with different power states. Critical functions (phy layer, basic reception) remain active while non-critical functions (adaptive filter circuitry, full DSP processing) are powered down during idle periods. This segmentation allows the system to maintain basic link responsiveness while dramatically reducing power consumption, resolving the contradiction between speed and energy use.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system uses periodic refresh symbols and alert signals to maintain link activity without requiring continuous full transceiver operation. By entering low-power states between periodic refresh events and using asymmetric communication patterns, the system maintains link responsiveness at minimal power levels, resolving the contradiction between continuous operation and energy efficiency.

Inventive Principle:
Principle #19Periodic action

4Use of energy by moving object

If asymmetric low-power alert mode is implemented, then power consumption is reduced, but bidirectional communication capability is limited

Engineering Contradiction:
Improvepower consumptionVSAvoidbidirectional communication
Core Design Contradiction:
Use of energy by moving objectVSAdaptability or versatility

Solution Approach 1:

The system implements asymmetric communication modes where one direction operates in full-duplex mode while the other direction uses low-power alert signaling. This asymmetry allows the receiving end to maintain full functionality while the transmitting end operates in low-power mode, enabling bidirectional communication with reduced overall power consumption. The asymmetric approach resolves the contradiction by optimizing each direction according to its specific requirements.

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The transceiver is designed with multi-functionality to support both full-duplex high-speed mode and asymmetric low-power alert mode. The same hardware infrastructure can operate in different modes depending on traffic patterns and power requirements, providing versatility while minimizing energy consumption. This universal design resolves the contradiction by making the system adaptable to different communication scenarios.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11909554B2Period based bidirectional communication including transfer of control information via low power refresh signaling
Publication Date: 2024.02.20 MARVELL ASIA PTE LTD
  • US11909554B2 patent drawing
  • US11909554B2 patent drawing
  • US11909554B2 patent drawing

AI summary

An Ethernet transceiver is disclosed. The Ethernet transceiver includes transceiver circuitry to couple to one end of an Ethernet link. The transceiver circuitry includes transmit circuitry to transmit high-speed Ethernet data along the Ethernet link at a first data rate and receiver circuitry. The receiver circuitry includes adaptive filter circuitry and correlator circuitry. The receiver circuitry is responsive to an inline signal to operate in a low-power alert mode with the adaptive filter circuitry disabled and to receive alert signals from the Ethernet link simultaneous with transmission of the Ethernet data by the transmit circuitry. The alert signals are detected by the correlator circuitry and include a sequence of alert intervals exhibiting encoded data at a second data rate less than the first data rate.