Fault Detection for Redundant Electrical Connections

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing fault detection systems for redundant connections in electrical systems, such as power supply and grounding connections, face challenges in reliably determining if a single connection has become inoperable due to dynamic current conditions or uneven current distribution among redundant paths.

Innovation Solution

A fault detection system utilizing transistors and diodes in parallel configurations, with a fault detection circuit that tests each connection by disabling the corresponding transistor and measuring voltage drops across diodes to determine if current is flowing through the alternative path, indicating a fault in the primary connection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If fault detection is performed by monitoring current distribution among redundant connections, then fault detection capability is provided, but reliability is reduced due to dynamic current conditions and uneven current distribution making fault detection unreliable

Engineering Contradiction:
Improvefault detection reliabilityVSAvoidcurrent distribution monitoring difficulty
Core Design Contradiction:
ReliabilityVSDifficulty of detecting and measuring

Solution Approach 1:

The patent applies preliminary action by disabling the transistor of the connection being tested before measuring current flow. This preparatory step ensures that any current detected must be flowing through the alternative redundant connection, providing unambiguous fault indication. The transistor is switched to a disabled state prior to measurement, creating controlled test conditions that eliminate the reliability issues caused by dynamic current distribution during normal operation.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent extracts the fault detection function from continuous current monitoring and implements it as a discrete test mode. By temporarily disabling one transistor and measuring current through the other, the system separates fault detection from normal operation. This extraction allows reliable fault detection without the complications of dynamic current sharing that occur when all connections are actively carrying load.

Inventive Principle:
Principle #2Taking out (Extraction)

2Measurement precision

If transistors are disabled to test redundant connections, then accurate fault detection is achieved, but system availability is reduced during testing

Engineering Contradiction:
Improvefault detection accuracyVSAvoidsystem availability
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent implements periodic action by performing fault detection tests at scheduled intervals rather than continuously. The transistors are disabled only during brief test windows, allowing accurate fault detection when needed while maintaining normal system operation between tests. This periodic testing approach balances measurement precision with system availability, as the system remains fully operational during non-test periods.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent applies dynamics by making the transistor disabling temporary and reversible. Rather than permanently disabling a transistor for testing, the system dynamically switches transistors between enabled and disabled states based on test requirements. This dynamic approach allows the system to adapt between high-precision test mode and high-availability operational mode, minimizing the impact on productivity while maintaining accurate fault detection capability.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Effectively identifies faults in redundant connections by accurately detecting current flow through alternative paths when primary connections are disabled, ensuring system reliability in high-reliability applications like power utilities and telecommunications.

Implementation Method 1

the first diode is configured to allow current flow between the first node and the second node when the first transistor is disabled

Methodology Applied
Scientific EffectDiode current flow: Diode

Implementation Method 2

the first transistor is configured to allow current flow between the first node and the second node through the first transistor when the first transistor is enabled

Methodology Applied
Scientific EffectTransistor current control: Conduction (electrical)

Implementation Method 3

The fault detection circuit is configured to test the first connection by detection of a voltage drop having a magnitude in excess of a threshold value along the second connection

Methodology Applied
Scientific EffectVoltage drop detection: Electrical Resistance

Data Source

PatentUS11808820B1Fault detection for redundant connections
Publication Date: 2023.11.07 APPLE INC
  • US11808820B1 patent drawing
  • US11808820B1 patent drawing
  • US11808820B1 patent drawing

AI summary

A system includes a first connection configured to allow current flow between a first node and a second node through a first transistor when it is enabled, and a first diode configured to allow current flow between the first node and the second node when the first transistor is disabled. A second connection is configured to allow current flow between the first node and the second node through a second transistor when it is enabled, and a second diode configured to allow current flow between the first node and the second node when the second transistor is disabled. A fault detection circuit is configured to test the first connection by detection of current flow on the second connection with the second transistor disabled, and is configured to test the second connection by detection of current flow on the first connection with the first transistor disabled.