Fault Managing Unit for Processor System Reliability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current safety-critical automotive systems require redundant components and do not efficiently reduce fault recovery time, leading to suboptimal performance in managing faults.

Innovation Solution

A processor system with a fault managing unit that collects and analyzes fault signals from various modules, generating reaction signals to address fault conditions, allowing for selective transmission to the processor core or affected modules based on criticality, enabling rapid fault recovery without overloading the processor core.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If redundant components are used for fault management, then system reliability is improved, but device complexity and cost increase

Engineering Contradiction:
Improvesystem reliabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The fault managing unit autonomously manages fault conditions by collecting fault signals, analyzing them, and generating reaction signals without requiring redundant processor components. The system serves itself by implementing self-diagnosis and self-recovery mechanisms through the fault managing unit that can independently handle fault situations.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The fault managing unit acts as an intermediary component between the processor core and various modules. It receives fault signals from modules, analyzes them, and generates appropriate reaction signals to the processor core or modules, serving as a mediator that simplifies the overall system architecture while maintaining reliability.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If redundant components are used for fault management, then system reliability is improved, but the number of components increases

Engineering Contradiction:
Improvesystem reliabilityVSAvoidnumber of components
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The fault managing unit is designed as a multi-functional component that can handle various types of fault conditions from different modules. It universally manages fault signals, analyzes them, and generates appropriate reactions, replacing the need for multiple specialized redundant components with a single versatile fault management unit.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Extent of automation

If the processor core handles all fault analysis, then fault management is centralized, but processor overload occurs

Engineering Contradiction:
Improvecentralized controlVSAvoidprocessor efficiency
Core Design Contradiction:
Extent of automationVSProductivity

Solution Approach 1:

The fault management function is segmented from the processor core and assigned to a dedicated fault managing unit. This segmentation allows the processor core to focus on its primary processing tasks while the fault managing unit independently handles fault signal collection, analysis, and reaction generation, preventing processor overload.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The fault management responsibilities are extracted from the processor core and transferred to the fault managing unit. The fault managing unit takes over the tasks of collecting fault signals from modules, analyzing them, and generating reaction signals, thereby relieving the processor core of these additional responsibilities and maintaining its productivity.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS8478478B2Processor system and fault managing unit thereof
Publication Date: 2013.07.02 STMICROELECTRONICS SRL
  • US8478478B2 patent drawing
  • US8478478B2 patent drawing
  • US8478478B2 patent drawing

AI summary

A processor system having a processor core, a plurality of modules connected to the processor core and configured to generate respective fault signals, and a fault managing unit connected to the processor core and to the plurality of modules. The fault managing unit is adapted to collect a first fault signal generated by a first module of the plurality of modules which is in a fault condition, analyze said collected first fault signal, and generate a first reaction signal to be selectively transmitted to said processor core and said first module.