Fault-Secure ECC Logic for Automotive Data Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Error correcting code (ECC) logic is susceptible to faults, which can introduce errors into the code itself, leading to false detection and correction of data errors, compromising data integrity in electronic systems, including AI-based systems.

Innovation Solution

The implementation of fault-secure ECC logic designs that constrain hardware configurations and modify traditional algorithms to detect and correct errors within the ECC logic, ensuring that errors are either corrected or identified as uncorrectable, thereby preventing their use in validating data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If ECC logic is implemented to detect and correct data errors, then data integrity is improved, but the ECC logic itself becomes susceptible to faults that can introduce errors into the code

Engineering Contradiction:
Improvedata integrityVSAvoidECC logic faults
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent applies preliminary action by checking the integrity of the ECC code itself before using it to validate data. The system performs a self-validation step where the ECC code is checked against expected properties (such as parity checks or consistency rules) before being applied to the data, thereby preventing faulty ECC logic from compromising data integrity

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces an intermediary validation mechanism that acts as a mediator between the ECC logic and the data. This intermediary layer verifies the correctness of the ECC code before it is applied, and can detect when the ECC logic itself has become corrupted, preventing the propagation of errors from faulty ECC operations

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If traditional ECC algorithms are used, then error detection and correction capability is achieved, but false detection and correction of data errors can occur due to ECC logic faults

Engineering Contradiction:
Improveerror detection accuracyVSAvoidfalse correction rate
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent implements feedback by having the system monitor the results of ECC operations and check for consistency. When ECC code is applied to data, the system performs verification steps that feed back information about whether the correction was valid, allowing the system to detect when faulty ECC logic has caused false corrections and to reject such erroneous corrections

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies preliminary anti-action by implementing checks that prevent false corrections before they occur. The system validates the ECC code and monitors for signs of corruption in the ECC logic itself, taking preventive action to stop faulty correction operations from compromising the data

Inventive Principle:
Principle #9Preliminary anti-action

Data Source

PatentUS10908995B2Securing against errors in an error correcting code (ECC) implemented in an automotive system
Publication Date: 2021.02.02 NVIDIA CORP
  • US10908995B2 patent drawing
  • US10908995B2 patent drawing
  • US10908995B2 patent drawing

AI summary

In general, data is susceptible to errors caused by faults in hardware (i.e. permanent faults), such as faults in the functioning of memory and/or communication channels. To detect errors in data caused by hardware faults, the error correcting code (ECC) was introduced, which essentially provides a sort of redundancy to the data that can be used to validate that the data is free from errors caused by hardware faults. In some cases, the ECC can also be used to correct errors in the data caused by hardware faults. However, the ECC itself is also susceptible to errors, including specifically errors caused by faults in the ECC logic. A method, computer readable medium, and system are thus provided for securing against errors in an ECC.