Fault-Tolerant Memory Array Voltage Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory circuits occupy large areas and consume significant power, making them inefficient in terms of power and area usage.
Innovation Solution
The implementation of a fault-tolerant memory system that reduces power consumption and area by configuring memory cells to tolerate a higher number of faulty cells through voltage scaling and adaptive mapping, allowing for efficient operation even with arrays that have more faulty memory cells than conventional systems can handle.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional memory circuits are used, then reliability is maintained, but area consumption increases and power consumption increases
Solution Approach 1:
The patent applies parameter changes by adjusting voltage levels dynamically. Memory cells operate at reduced voltage thresholds (e.g., 0.4V to 0.6V) to enable smaller cell designs while maintaining functionality. This voltage parameter modification allows the memory to achieve better area efficiency without sacrificing reliability, as the reduced voltage operation is compensated by adaptive sensing and error correction mechanisms
Solution Approach 2:
The patent segments the memory array into multiple banks or regions, each with independent voltage control and sensing circuits. This segmentation allows different portions of the memory to operate at optimized voltage levels and enables selective activation of only necessary memory regions, thereby reducing overall area consumption while maintaining system-wide reliability through distributed fault tolerance
2Reliability
If conventional memory circuits are used, then reliability is maintained, but power consumption increases
Solution Approach 1:
The patent implements periodic sensing and refresh operations instead of continuous power consumption. Memory cells are sensed and refreshed at specific intervals, allowing the circuit to enter lower-power states between operations. This periodic action reduces average power consumption while maintaining data integrity and fault tolerance through regular verification and correction cycles
Solution Approach 2:
The patent dynamically adjusts voltage and current parameters based on operational requirements. During idle periods or low-activity states, voltage levels are reduced to minimize power consumption. During active operations, voltage is increased only for the specific memory regions being accessed, rather than powering the entire memory array, thereby achieving fault tolerance with reduced overall power consumption
3Area of stationary object
If memory cells are made smaller to reduce area, then area consumption decreases, but manufacturing precision requirements increase
Solution Approach 1:
The patent applies local quality by implementing enhanced sensing and verification circuits specifically at critical memory cell locations. Rather than requiring uniform high precision across all cells, the system uses localized error detection and correction mechanisms that compensate for manufacturing variations in smaller cells. This allows the use of reduced-size cells without proportionally increasing manufacturing precision requirements across the entire array
Data Source
AI summary
A method and apparatus for memory power and/or area reduction. An array of memory cells may be scanned to detect faulty memory cells, if any, in the array. A supply voltage Vmem applied to the array of memory cells may be controlled based on a result of the scan, and based on a sensitivity coefficient of one, or more, of the array of memory cells. The sensitivity coefficient may indicate an impact that the one, or more, of the array of memory cells being faulty may have on the performance of a device that reads and writes data to the memory array. Additionally or alternatively, the physical dimensions of the memory cells may be determined based on the sensitivity coefficient(s) and/or based on a number of faulty memory cells that can be tolerated in the array of memory cells.