Common-Mode Feedback Buffer Circuit for Stable Memory Signal Levels
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory systems face challenges in maintaining performance and reliability due to variations in output caused by duty cycle and temperature fluctuations, particularly in mobile devices that require high-speed processing.
Innovation Solution
A buffer circuit is designed to operate at both external and internal power voltages, generating signals that control potential levels through a common mode feedback voltage, reducing duty cycle variations and eliminating the need for a level shifter, thereby stabilizing output across different power conditions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a buffer circuit operates with fixed power voltage levels, then the circuit structure is simple, but output signal levels vary with duty cycle and temperature changes
Solution Approach 1:
The patent implements a common mode feedback mechanism where the common mode voltages of differential signals are fed back to control transistors, dynamically adjusting the output signal levels to compensate for duty cycle and temperature variations, thereby stabilizing the output without requiring complex external circuitry
Solution Approach 2:
The patent dynamically changes the common mode voltage parameter of the differential signals based on feedback, allowing the buffer circuit to adapt its output characteristics in response to varying operating conditions such as duty cycle and temperature, thus maintaining signal stability across different environments
2Adaptability or versatility
If external and internal power voltages are significantly different, then the buffer can interface different voltage domains, but output variation increases
Solution Approach 1:
The patent introduces common mode feedback voltages as intermediary control signals that mediate between the external and internal power voltage domains, allowing the buffer to interface different voltage domains while maintaining output signal consistency through dynamic adjustment of signal levels
Solution Approach 2:
The patent employs dynamic control of the buffer circuit's operating parameters through feedback mechanisms, enabling the circuit to adapt its behavior in real-time to maintain consistent output signals despite significant differences between external and internal power voltage domains
3Adaptability or versatility
If duty cycle varies widely, then the buffer can handle different signal patterns, but output level stability decreases
Solution Approach 1:
The patent uses feedback of common mode voltages to continuously monitor and adjust the output signal levels in response to varying duty cycles, ensuring that output level stability is maintained regardless of the signal pattern being processed
Data Source
AI summary
A buffer circuit includes a first buffer configured to operate at an external power voltage, generate first and second buffer signals by comparing an input signal with a reference voltage, and control potential levels of the first and second buffer signals in response to a common mode feedback voltage; a second buffer configured to operate at an internal power voltage and generate an output signal in response to the first and second buffer signals; and a replica circuit configured to generate the common mode feedback voltage to be less than the internal power voltage.