FeRAM Plate Layout With Extra Plate for Crosstalk Mitigation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory cell disturbances in ferroelectric random access memory (FeRAM) devices occur due to crosstalk between adjacent plates during access operations, leading to potential loss of stored logic states and the need for frequent refresh operations.

Innovation Solution

The introduction of extra or 'dummy' plates positioned near the main plates in the memory device, which are controlled to have complementary voltage changes during access operations to mitigate the disturbances caused by crosstalk.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If memory cell density and read/write speeds are increased, then productivity is improved, but reliability deteriorates due to increased crosstalk disturbances between adjacent memory cells

Engineering Contradiction:
Improveread/write speedVSAvoiddata retention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

A dummy plate is introduced as an intermediary element between the bit line and the memory cell capacitor. This dummy plate acts as a mediator that intercepts and dissipates capacitive coupling effects during read operations, preventing direct crosstalk from reaching the memory cell and thus maintaining data integrity at high speeds

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent converts the harmful capacitive coupling effect into a beneficial mechanism by strategically positioning the dummy plate to utilize the same coupling effect for its own purposes - the dummy plate's capacitance is designed to compensate for the loss of signal integrity during read operations, transforming the disturbance into a useful signal conditioning function

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

2Productivity

If memory cell density is increased, then productivity is improved, but harmful factors increase due to stronger crosstalk between adjacent plates

Engineering Contradiction:
Improvememory cell densityVSAvoidcrosstalk disturbance
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The dummy plate serves as a protective intermediary positioned between adjacent bit lines, absorbing and dissipating the capacitive coupling energy that would otherwise cause crosstalk disturbances between memory cells stored in adjacent cells

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The dummy plate creates a capacitive copy of the bit line signal that is intentionally designed to be equal in magnitude but opposite in phase to the actual bit line signal, thereby canceling out the crosstalk effect through destructive interference

Inventive Principle:
Principle #26Copying

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Reduces glitches and disturbances in unselected memory cells, maintaining the integrity of stored logic states and minimizing the need for frequent refresh operations, thereby enhancing the reliability and performance of FeRAM devices.

Implementation Method 1

the extra plate is positioned near the selected plate... the voltage on the extra plate changes in an opposite direction to a voltage change on the selected plate

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS20260031125A1Memory device disturbance mitigation using extra plate
Publication Date: 2026.01.29 MICRON TECHNOLOGY INC
  • US20260031125A1 patent drawing
  • US20260031125A1 patent drawing
  • US20260031125A1 patent drawing

AI summary

An electronic device may include multiple plates and multiple plate groups each including a plate of the multiple plates, a memory cell group including memory cells coupled to the plate, and a digit line group including digit lines coupled to respective memory cells of the memory cell group. An extra plate may be positioned near each plate of the multiple plates. When a plate of the multiple plates is selected for a memory cell access operation, the voltage on the selected plate and the voltage on the extra plate positioned near the selected plate may be controlled for mitigation of disturbances of memory cells by reducing crosstalk between the selected plate and one or more adjacent unselected plates.