Ferroelectric Read Transistor Memory Cell for Longer Data Retention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor integrated circuits become smaller and more complex, the resistance of conductive lines affects operating voltages and overall IC performance, leading to issues with data retention and power consumption in memory devices.
Innovation Solution
Incorporating a ferroelectric region in memory cells, specifically in the read transistor, to maintain polarization states and reduce charge leakage, resulting in longer data retention times and lower power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If conventional memory cells are used in smaller and more complex ICs, then IC integration is achieved, but resistance of conductive lines increases affecting operating voltages and performance
Solution Approach 1:
The patent changes the physical state of the memory storage mechanism by introducing ferroelectric material that maintains polarization states without continuous power, fundamentally altering how data is retained in the memory cell
Solution Approach 2:
The patent employs composite structure combining ferroelectric material with standard CMOS transistors to create a memory cell that leverages both the non-volatile properties of ferroelectric material and the controllability of semiconductor devices
2Productivity
If conventional memory cells are used in smaller and more complex ICs, then IC integration is achieved, but power consumption increases
Solution Approach 1:
The ferroelectric material serves itself by maintaining its polarization state passively without requiring active refresh operations, eliminating the need for continuous power consumption to maintain data
Solution Approach 2:
The patent transitions from volatile to non-volatile storage by utilizing the hysteresis loop property of ferroelectric material, which allows the material to maintain its state without external energy input
3Duration of action of stationary object
If ferroelectric region is incorporated in read transistor, then data retention time is improved, but device complexity increases
Solution Approach 1:
The patent applies ferroelectric material specifically in the gate region of the read transistor where it is most needed for data retention, rather than throughout the entire device, optimizing performance while controlling complexity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The use of ferroelectric regions in memory cells enhances data retention time and reduces power consumption by maintaining polarization states even after voltage removal, providing a larger memory window and less frequent refresh requirements.
Implementation Method 1
Incorporating a ferroelectric region in memory cells, specifically in the read transistor, to maintain polarization states
Implementation Method 2
maintain polarization states and reduce charge leakage, resulting in longer data retention times
Data Source
AI summary
A memory cell includes a read word line extending in a first direction, a write transistor, and a read transistor coupled to the write transistor. The read transistor includes a ferroelectric layer, a drain terminal of the read transistor directly connected to the read word line, and a source terminal of the read transistor coupled to a first node. The write transistor is configured to adjust a polarization state of the read transistor, the polarization state corresponding to a stored data value of the memory cell.