Ferroelectric Memory Cell Dual-Gate Structure for Data Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices with high dielectric constant materials in gate insulating layers face electrical characteristic deterioration and data loss due to voltage changes, affecting operating speed and power consumption.
Innovation Solution
A memory device design incorporating a ferroelectric material data storage layer with independent first and second gates, where the first gate insulating layer includes a ferroelectric material, and the second gate insulating layer does not, allowing for controlled data recording and reading without data loss by managing voltage inputs to each gate.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If a high dielectric constant material is used in the gate insulating layer to improve data storage capability, then data storage capacity is improved, but electrical characteristics deteriorate and data loss occurs due to voltage changes
Solution Approach 1:
The gate insulating layer is segmented into two distinct layers: a first gate insulating layer containing a ferroelectric material for data storage, and a second gate insulating layer without ferroelectric material for stable electrical characteristics. This segmentation allows each layer to perform its specific function independently, resolving the contradiction between data storage capacity and electrical stability.
Solution Approach 2:
Different regions of the gate insulating structure are assigned different materials with specific properties. The first gate insulating layer uses ferroelectric material locally where data storage is needed, while the second gate insulating layer uses non-ferroelectric material where electrical stability is required. This local differentiation enables simultaneous achievement of high storage capacity and reliable electrical characteristics.
2Speed
If voltage is applied to change data in memory cells to improve operating speed, then operating speed is improved, but unintended data changes occur in unselected memory cells causing data loss
Solution Approach 1:
The dual-gate structure segments the control mechanism into two independent gates that can be controlled separately. During write operations, the first gate receives the write voltage while the second gate remains at a fixed potential, ensuring that only selected memory cells experience the voltage change needed for data modification. This segmentation prevents unintended data changes in unselected cells while maintaining high operating speed.
Solution Approach 2:
The invention changes the electrical parameters (voltage levels) applied to different gates dynamically during operations. The first gate voltage varies during read/write operations to enable fast data changes, while the second gate voltage remains relatively stable to prevent unintended effects. This parameter differentiation allows high-speed operation without compromising data integrity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design enhances operating speed and reduces power consumption by preventing unintended data changes in unselected memory cells, maintaining data integrity and stability across voltage operations.
Implementation Method 1
the first gate insulating layer includes a data storage layer having a ferroelectric material
Data Source
AI summary
A memory device includes memory cells, the memory cells each including a first gate, a second gate electrically isolated from the first gate, a first gate insulating layer including a data storage layer having a ferroelectric material and disposed between the first gate and a channel region, a second gate insulating layer disposed between the second gate and the channel region, a first switching cell connected between the memory cells and a source line, and a second switching cell connected between the memory cells and a bit line. The second switching cell includes a third gate, a fourth gate, a third gate insulating layer not including a data storage layer having the ferroelectric material and the third gate disposed between the third gate and the channel region, and a fourth gate insulating layer disposed between the fourth gate and the channel region.