Ferroelectric Memory Reference Voltage Generation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Ferroelectric memory devices with 1T1C architecture face challenges in generating a reference voltage necessary for differentiating cell information, which affects read and write operations.
Innovation Solution
The implementation of a memory device with local and global bit-lines, a local sense amplifier, and a buffer or amplifier to provide a reference signal for amplifying signals in the local bit-line and transferring them to the global bit-line, based on a reference voltage generated from pairs of reference cells storing logical one and zero values.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a reference voltage is generated using traditional methods in 1T1C ferroelectric memory, then read and write operations can be performed, but additional trans-impedance and trans-conductance circuits are required which increases device complexity
Solution Approach 1:
The patent extracts the reference voltage generation function from complex trans-impedance and trans-conductance circuits, implementing it through simpler reference cells that store fixed reference values (logical 0 and logical 1). This separation allows the reference voltage to be generated independently without requiring complex additional circuits, thereby reducing overall device complexity while maintaining read and write operation capabilities.
Solution Approach 2:
The reference cells are designed to self-generate the reference voltage through their inherent storage capability. By storing fixed reference values (0 and 1) in dedicated reference cells, the system eliminates the need for external complex circuitry to generate reference voltages. The reference cells serve themselves by maintaining stable reference states that can be read by the sense amplifiers during normal operation.
2Productivity
If reference voltage is generated from pairs of reference cells storing logical one and zero, then array efficiency is improved, but the reference voltage generation becomes more complex
Solution Approach 1:
The patent segments the reference voltage generation into discrete reference cells, each storing a specific reference value (logical 0 or logical 1). This segmentation allows the system to generate multiple reference voltages simultaneously from independent cells, improving array efficiency by enabling parallel reference voltage generation across different bit-lines without increasing the complexity of individual reference voltage generation units.
Solution Approach 2:
The patent uses identical reference cell structures to generate reference voltages for different logical states. By copying the same cell design and using them to store complementary reference values (0 and 1), the system achieves efficient reference voltage generation across the array without requiring complex different circuits for each reference voltage source.
Data Source
AI summary
A FRAM memory device can include a plurality of FRAM memory cells, each FRAM memory cell including one transistor and one capacitor electrically coupled to the at least one transistor. The capacitor can be configured to store a bit of data. The memory device can also include a local bit-line configured to carry data to be read from or written to the plurality of memory cells. The memory device can further include a global bit-line configured to communicate with the local bit-line to carry the data to be read or written to the plurality of memory cells. The memory device can additionally include a local sense amplifier configured to amplify a signal in the local bit-line and transfer the amplified signal to the global bit-line based on a reference signal. The memory device can also include an amplifier or a buffer configured to provide the reference signal to drive a plurality of local sense amplifiers including the local sense amplifier.