Ferroelectric Registers Reduce Leakage and Refresh Power
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies, such as DRAM, face Performance-Power-Area (PPA) limitations when accessing data off-chip, leading to system performance bottlenecks, especially in memory-heavy workloads.
Innovation Solution
The use of registers and latches that incorporate ferroelectric capacitors, which enhance radiation hardness, reduce current leakage, and allow for reduced or refresh-free operation, thereby improving performance, power efficiency, and area utilization compared to classical on-chip registers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If DRAM is used for off-chip memory, then memory capacity is achieved, but Performance-Power-Area (PPA) limitations occur when accessing data
Solution Approach 1:
The patent changes the fundamental parameter of the capacitor dielectric material from conventional linear dielectric to ferroelectric material. This parameter change enables the memory to achieve non-volatile storage with higher density and performance while reducing power consumption compared to traditional DRAM, as the ferroelectric material retains data without continuous refresh power.
Solution Approach 2:
The patent employs a composite structure combining ferroelectric material with conventional transistor and capacitor architectures. The ferroelectric capacitor is integrated into the existing 1T-1C bitcell structure, creating a hybrid memory device that leverages the non-volatile properties of ferroelectric materials while maintaining compatibility with standard CMOS manufacturing processes.
2Reliability
If DRAM is used, then memory capacity is provided, but refresh operations are required increasing power consumption
Solution Approach 1:
The patent changes the dielectric material parameter to ferroelectric, which inherently provides non-volatile data retention. This eliminates the need for periodic refresh operations that consume power in conventional DRAM, as the ferroelectric polarization state stabilizes and maintains data without external intervention.
3Productivity
If HBM is used to increase bandwidth, then memory density increases, but area utilization and complexity increase
Solution Approach 1:
The patent applies local quality improvement by enhancing the performance characteristics of individual memory bitcells through ferroelectric material integration. Rather than increasing system-level complexity through multi-layer stacking, the improvement is achieved at the local bitcell level, maintaining simpler overall architecture while achieving higher effective bandwidth through faster, more efficient individual cells.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The implementation of ferroelectric-based registers and latches achieves higher performance, lower power consumption, and increased memory density with minimal impact on area, effectively mitigating memory bottlenecks and improving overall system performance.
Implementation Method 1
The first capacitor is a ferroelectric capacitor
Implementation Method 2
The ferroelectric material increases the radiation hardness and reduces current leakage of the registers
Data Source
AI summary
A memory device includes a memory circuitry includes a first transmission grate, a first capacitor, a second transmission gate, and a second capacitor. The first transmission gate includes a first transistor connected between a first node and a second node. The first transistor having a gate terminal connected to a first clock node. The first clock node configured to receive a first clock signal. The first capacitor is connected between the second node and a first voltage node. The first capacitor is a ferroelectric capacitor. The second transmission gate includes a second transistor connected between the second node and a third node. The second transistor has a gate terminal connected to the first clock node. The second capacitor is connected between the third node and a second voltage node.