Ferroelectric Stack Register Memory with Mixed Cell Architectures
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies, such as DRAM and flash memory, lack the fast response and low power consumption characteristics needed for efficient data storage and retrieval in certain operational environments, particularly in stack register applications where data needs to be managed with high speed and persistence.
Innovation Solution
A stack register memory system utilizing ferroelectric memory elements (FMEs) with different constructions, such as ferroelectric tunnel junctions (FTJs), ferroelectric field effect transistors (FeFETs), and ferroelectric random access memory (FeRAM), which provide non-volatile data storage and fast response, allowing for flexible data management and migration based on operational requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If DRAM is used for data storage, then fast response is achieved, but data persistence and power consumption characteristics deteriorate
Solution Approach 1:
The memory system is segmented into multiple banks, each containing different types of memory cells (e.g., FeRAM, FeFET, FTJ). This allows different segments to serve different purposes: some for fast access, others for persistent storage, resolving the contradiction between speed and persistence by distributing functions across segmented units.
Solution Approach 2:
The memory system incorporates multiple memory cell types within a unified architecture, enabling it to perform multiple functions simultaneously: fast read/write operations, non-volatile data retention, and configurable refresh operations. This multi-functionality allows the system to achieve both fast response and data persistence through selective operation modes.
2Device complexity
If traditional memory technologies are used, then simplicity of architecture is maintained, but adaptability to different operational environments deteriorates
Solution Approach 1:
The memory system employs dynamic configuration capabilities where different memory banks can be selectively activated or deactivated based on operational requirements. The system can adapt its behavior through configurable refresh operations and selective bank activation, providing environmental adaptability while maintaining a relatively simple base architecture.
Solution Approach 2:
The system changes operational parameters such as refresh timing, bank activation states, and memory cell selection based on different operational environments. This allows the same hardware architecture to adapt to varying requirements by adjusting operational parameters rather than requiring structural changes.
3Ease of manufacture
If uniform memory construction is used throughout the stack register, then manufacturing simplicity is maintained, but operational flexibility and data migration capability deteriorate
Solution Approach 1:
The stack register is divided into multiple banks with different memory cell constructions (FeRAM, FeFET, FTJ). Each bank can be independently manufactured using optimized processes for that specific cell type, then integrated into a unified structure. This segmentation allows manufacturing simplicity at the cell level while achieving operational flexibility through the diverse bank configuration.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The FME-based stack register memory system offers high-speed data transfer and wear capabilities exceeding traditional memory types, enabling efficient data storage and retrieval while adapting to different operational environments through various FME constructions and refresh circuitry.
Implementation Method 1
Each cell includes at least one ferroelectric memory layer configured to store a data bit in relation to an electric polarity of the layer
Implementation Method 2
the layers are non-volatile and are read destructive
Data Source
AI summary
Apparatus and method for managing data in a processing system, such as but not limited to a data storage device such as a solid-state drive (SSD). A ferroelectric stack register memory has a first arrangement of ferroelectric memory cells (FMEs) of a first construction and a second arrangement of FMEs of a different, second construction arranged to provide respective cache lines for use by a controller, such as a programmable processor. A pointer mechanism is configured to provide pointers to point to each of the respective cache lines based on a time sequence of operation of the processor. Data sets can be migrated to the different arrangements by the controller as required based on the different operational characteristics of the respective FME constructions. The FMEs may be non-volatile and read-destructive. Refresh circuitry can be selectively enacted under different operational modes.