FET Gate Reset Circuit for Faster High-Power Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed switches used in applications like transceivers face increased switching times due to parasitic capacitance from stacked field effect transistors, which hinder their ability to handle high power signals efficiently.

Innovation Solution

Implementing a reset circuit that couples the gate of the FET to a reference potential during a reset period to minimize charge accumulation, thereby reducing the load on the power supply and accelerating switching time by disconnecting the driver from the gate and reconnecting it only after the gate is reset.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If stacked FETs are used to increase power handling capability, then power handling capability is improved, but switching time increases due to parasitic capacitance

Engineering Contradiction:
Improvepower handling capabilityVSAvoidswitching time
Core Design Contradiction:
PowerVSLoss of time

Solution Approach 1:

The gate is reset to a reference potential (ground) before the actual switching operation. This preliminary reset action removes accumulated charge from the gate, reducing parasitic capacitance effects and enabling faster subsequent switching while maintaining the power handling capability provided by the stacked FET configuration

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The switching operation is divided into two distinct phases: a reset phase where the gate is coupled to reference potential to clear charge, and a switching phase where the driver controls the gate. This segmentation allows the system to benefit from both fast switching (by starting from a known low-capacitance state) and high power handling (through the stacked FET structure)

Inventive Principle:
Principle #1Segmentation

2Power

If gate charge is accumulated to maintain FET conduction, then power handling is maintained, but load on power supply increases and switching speed decreases

Engineering Contradiction:
Improvepower handlingVSAvoidswitching speed
Core Design Contradiction:
PowerVSProductivity

Solution Approach 1:

The gate undergoes periodic resetting to reference potential at the end of each conduction period. This periodic action removes accumulated charge that would otherwise increase parasitic capacitance and slow down subsequent switching operations, thereby maintaining high switching speed while allowing the FET to conduct at full power during its active period

Inventive Principle:
Principle #19Periodic action

3Ease of operation

If driver output is continuously connected to gate, then FET remains controllable, but charge accumulation increases parasitic capacitance and slows switching

Engineering Contradiction:
ImproveFET controllabilityVSAvoidswitching time
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The driver output is temporarily disconnected from the gate during the reset period. This extraction of the driver connection allows the gate to be reset to reference potential without interference, removing accumulated charge and reducing parasitic capacitance. After resetting, the driver reconnects to the gate to resume control, achieving both fast switching and maintained controllability

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach significantly reduces switching time and voltage source settling time by minimizing the loading effect on the power supply, allowing for faster transitions between switch states.

Implementation Method 1

increased the parasitic capacitance of the gates when the FETs are stacked results in an increase in switching time

Methodology Applied
Scientific EffectParasitic capacitance: Parasitic Capacitance

Data Source

PatentUS12095450B2High-speed switch with accelerated switching time
Publication Date: 2024.09.17 PSEMI CORP
  • US12095450B2 patent drawing
  • US12095450B2 patent drawing
  • US12095450B2 patent drawing

AI summary

A method and apparatus is disclosed for maintaining a stable power supply to a circuit when activating/deactivating a switch in order to accelerate the switching time of the switch. The gate of a FET is coupled to a switch driver. The switch driver is powered by a positive power supply and a negative power supply. When the switch is to be activated/deactivated, the gate is first coupled to a reference potential (i.e., ground) for a “reset period” to reduce any positive/negative charge that has been accumulated in the FET. At the end of the reset period, the gate is then released from the reference potential and the switch driver drives the gate to the desired voltage level to either activate or deactivate the switch.