Power FET with Non-Planar Body-to-Drift Boundary for Avalanche Ruggedness
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Power Field-Effect Transistors (FETs) face failure during Unclamped Inductive Switching (UIS) due to bipolar and thermal failure mechanisms, where avalanche currents exceed the breakdown voltage, leading to catastrophic failure and thermal runaway.
Innovation Solution
The design of a power FET with a central ridge in the body-to-drift boundary, which reduces the distance of the avalanche current path and spreads it across a larger area, minimizing resistance and voltage drop, thereby enhancing the transistor's ability to withstand higher currents without failing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the avalanche current path length is reduced, then the resistance and voltage drop decrease, but the area available for current dissipation is also reduced
Solution Approach 1:
The patent introduces a non-planar central portion to the body-to-drift boundary, creating a three-dimensional structure (central ridge) that extends vertically into the drift region. This dimensional change allows the current path to be shortened in the horizontal plane while maintaining adequate dissipation area through vertical extension, resolving the contradiction between path length reduction and area maintenance
Solution Approach 2:
The patent applies different structural characteristics to different regions: the central portion of the body-to-drift boundary is made non-planar with a central ridge, while other portions remain planar. This local differentiation optimizes the current distribution specifically in the high-stress central region without unnecessarily complicating the entire structure, improving reliability where it matters most
2Reliability
If the body-to-drift boundary is made non-planar with a central ridge, then the avalanche current path is optimized, but the manufacturing complexity increases
Solution Approach 1:
The body-to-drift boundary is segmented into distinct regions: a non-planar central portion containing the ridge and planar peripheral portions. This segmentation allows the complex three-dimensional feature to be localized to where it is most needed (central region) while keeping the overall structure relatively simple, balancing performance improvement with manufacturing feasibility
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design effectively reduces the total resistance of the avalanche current path, lowering the voltage drop and preventing bipolar failure, thus improving the FET's ruggedness and ability to operate under extreme conditions.
Implementation Method 1
an avalanche current path flow from the drift region to the source electrode. The non-planar central portion of the body-to-drift boundary redirects a peak of the avalanche current such that the peak enters the body region at a point along the body-to-drift boundary that is located approximately beneath the source region
Implementation Method 2
The non-planar central portion of the body-to-drift boundary spreads the avalanche current such that the avalanche current path intersects the body-to-drift boundary at an area which is approximately beneath the source region. This design effectively reduces the total resistance of the avalanche current path
Data Source
AI summary
A field-effect transistor involves a drain electrode, a drift region, a body region, a source region, a gate insulator layer, and a gate electrode. The drift region is disposed above the drain electrode. The body region extends down into the drift region from a first upper semiconductor surface. The source region is ladder-shaped and extends down in the body region from a second upper semiconductor surface. The first and second upper semiconductor surfaces are substantially planar and are not coplanar. A first portion of the body region is surrounded laterally by a second portion of the body region. The second portion of the body region and the drift region meet at a body-to-drift boundary. The body-to-drift boundary has a central portion that is non-planar. A gate insulator layer is disposed over the source region and a gate electrode is disposed over the gate insulator.