FEXT Reduction Circuit for High-Speed Receiver Signal Integrity

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Far-end crosstalk (FEXT) in electronic circuitry, particularly in high-speed signal transmission lines, degrades signal integrity due to inductive coupling from one transmission line to another, which existing technologies have not effectively mitigated.

Innovation Solution

A receiver circuit with a source-follower input stage and a FEXT reduction circuit that derives an approximated FEXT signal from an aggressor transmission line, using high-pass filtering or differentiation, and combines it with the victim signal to reduce interference, optionally using variable capacitors and calibration circuitry to optimize reduction.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If high-speed signal transmission is used, then data transmission speed is improved, but far-end crosstalk interference increases

Engineering Contradiction:

Improvedata transmission speedVSAvoidfar-end crosstalk interference

Core Design Contradiction:

SpeedVSObject-affected harmful factors

Solution Approach 1:

The patent applies preliminary anti-action by generating an approximated FEXT signal from the aggressor line signal and combining it with the victim line signal before the harmful interference fully degrades the signal quality. The FEXT reduction circuit proactively creates a counter-signal that cancels the anticipated crosstalk interference, allowing high-speed transmission while mitigating the harmful effects of FEXT

Inventive Principle:

Principle #9Preliminary anti-action

Solution Approach 2:

The patent introduces an intermediary FEXT reduction circuit that mediates between the aggressor and victim transmission lines. This circuit derives the aggressor signal, processes it through differentiation and high-pass filtering to create an approximated FEXT signal, and combines this with the victim signal to reduce interference, enabling high-speed transmission with improved signal integrity

Inventive Principle:

Principle #24Intermediary (Mediator)

2Productivity

If signal transmission speed increases, then productivity is improved, but signal integrity deteriorates

Engineering Contradiction:

Improvedata transmission rateVSAvoidsignal integrity

Core Design Contradiction:

ProductivityVSReliability

Solution Approach 1:

The patent implements feedback by continuously monitoring the aggressor line signal and using it to generate a real-time approximated FEXT signal that is combined with the victim line signal. The calibration circuitry adjusts the differentiation time constant and high-pass filter characteristics based on measured signal conditions, providing adaptive feedback that maintains signal integrity at high transmission speeds

Inventive Principle:

Principle #23Feedback

Solution Approach 2:

The patent applies parameter changes by dynamically adjusting the differentiation time constant and high-pass filter cutoff frequency to optimize FEXT reduction effectiveness. The calibration circuitry modifies these parameters based on signal characteristics and interference levels, enabling the system to maintain high transmission rates while preserving signal integrity under varying operating conditions

Inventive Principle:

Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

Effectively reduces the level of interfering signals, improving signal integrity and maintaining a high signal-to-interference ratio, suitable for high-speed applications like DDR SDRAM devices with multiple aggressor lines.

Implementation Method 1

the FEXT reduction circuit is configured to derive the approximated FEXT signal by generating a derivative of the second signal with respect to time

Methodology Applied

Scientific EffectDifferentiation:

Implementation Method 2

the FEXT reduction circuit is configured to generate the approximated FEXT signal by high-pass filtering the second signal

Methodology Applied

Scientific EffectHigh-pass filtering: Filter (electronic)

Implementation Method 3

the FEXT reduction circuit includes a capacitor coupled to a voltage divider of the source-follower input stage

Methodology Applied

Scientific EffectCapacitance: Capacitance

Implementation Method 4

inductive far-end crosstalk (FEXT), which is caused by inductive coupling of a signal from one transmission line to another

Methodology Applied

Scientific EffectInductive coupling: Electromagnetic Induction

Data Source

PatentUS10305541B2Reduction of far-end crosstalk in high-speed single-ended receivers

Publication Date: 2019.05.28 MARVELL ASIA PTE LTD

AI summary

A receiver circuit includes a source-follower input stage and a far-end crosstalk (FEXT) reduction circuit. The source-follower input stage is configured to receive a first signal over a first transmission line. The FEXT reduction circuit is coupled to the source-follower input stage and is configured to derive, from a second signal on a second transmission line, an approximated FEXT signal that approximates an interfering signal induced in the first transmission line by the second signal, and reduce a level of the interfering signal by combining the approximated FEXT signal and the first signal.