FFT-Based Clock Recovery Using Partial Frequency Data
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current coherent optical communication systems face challenges in accurately detecting the phase between the clock signal and the sampling frequency due to chromatic dispersion, which leads to errors in data detection, and existing phase detector circuits are computationally inefficient and require processing of all frequency domain data.
Innovation Solution
A phase detector circuit is designed to operate on a subset of frequency domain data from the FFT output, using specific mathematical operations to determine the phase between the clock signal and the information signal, thereby simplifying the design and reducing computational complexity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a phase detector circuit processes all frequency domain data from FFT output, then measurement precision of phase detection is improved, but device complexity and computational overhead increase
Solution Approach 1:
The patent extracts only the necessary frequency components (specifically the DC component and quadrature components at the baud rate frequency) from the complete FFT output to perform phase detection. This selective extraction eliminates the need to process all frequency domain data while maintaining sufficient phase detection accuracy for clock recovery.
Solution Approach 2:
The phase detector is segmented into separate functional blocks that process different frequency components independently: a DC component detector for one aspect of phase information and a quadrature component detector for another aspect. This segmentation allows parallel processing of minimal necessary data to determine clock phase error.
2Measurement precision
If chromatic dispersion compensation is applied using FFT and FIR filtering, then data detection accuracy is improved, but processing time and computational overhead increase
Solution Approach 1:
The patent applies partial action by implementing chromatic dispersion compensation only at the necessary extent rather than full spectrum processing. The frequency domain equalizer uses a finite number of taps and processes only the relevant frequency components affected by chromatic dispersion, achieving sufficient compensation without excessive computational burden.
3Manufacturing precision
If multiple samples are taken during each symbol period, then manufacturing precision of sampling timing is improved, but productivity of data processing decreases
Solution Approach 1:
The patent extracts timing information from specific frequency components (the quadrature components at the baud rate) of the sampled data. By taking out only the essential timing cues from the oversampled data rather than processing all samples equally, the system achieves precise clock recovery while maintaining processing efficiency.
Data Source
AI summary
Consistent with an aspect of the present disclosure, an optical signal carrying data or information is supplied to photodetector circuitry that generates a corresponding analog signal. The analog signal may be amplified or otherwise processed and supplied to analog-to-digital conversion (ADC) circuitry, which samples the analog signal to provide a plurality of digital signals or samples. The timing of such sampling is in accordance with a clock signal supplied to the ADC circuitry. A phase detector is provided that detects and adjust the clock signal to have a desired phase based on frequency domain data that is output from a Fast Fourier transform (FFT) circuit that receives the digital samples. Preferably, the phase detector circuit is configured such that it need not receive all the frequency domain data output from the FFT at any given time in order to determine the clock phase. Rather, a subset of such data is supplied to the phase detector circuit, such that the phase detector has a simpler design, operates faster, and is computationally efficient.